fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r134-smll-167819412700458
Last Updated
May 14, 2023

About the Execution of LoLA for DoubleExponent-PT-003

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
686.579 43631.00 43843.00 234.70 FFTTFTTFTFFTTTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r134-smll-167819412700458.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DoubleExponent-PT-003, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r134-smll-167819412700458
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 7.4K Feb 26 13:29 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 13:29 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 26 13:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 13:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 13:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Feb 26 13:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 13:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 13:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 50K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-00
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-01
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-02
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-03
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-04
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-05
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-06
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-07
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-08
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-09
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-10
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-11
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-12
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-13
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-14
FORMULA_NAME DoubleExponent-PT-003-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678426527888

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleExponent-PT-003
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DoubleExponent-PT-003
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DoubleExponent-PT-003-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleExponent-PT-003-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678426571519

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH INITIAL
lola: LAUNCH task # 41 (type CNST) for 40 DoubleExponent-PT-003-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 41 (type CNST) for DoubleExponent-PT-003-CTLFireability-12
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 DoubleExponent-PT-003-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 28 (type CNST) for DoubleExponent-PT-003-CTLFireability-09
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 4 (type EXCL) for 3 DoubleExponent-PT-003-CTLFireability-01
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 53 (type FNDP) for 30 DoubleExponent-PT-003-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 30 DoubleExponent-PT-003-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SRCH) for 30 DoubleExponent-PT-003-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 56 (type SRCH) for DoubleExponent-PT-003-CTLFireability-10
lola: result : unknown
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 53 (type FNDP) for DoubleExponent-PT-003-CTLFireability-10
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: result : true
lola: fired transitions : 94
lola: tried executions : 10
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for DoubleExponent-PT-003-CTLFireability-10 (obsolete)
lola: FINISHED task # 54 (type EQUN) for DoubleExponent-PT-003-CTLFireability-10
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 4 (type EXCL) for DoubleExponent-PT-003-CTLFireability-01
lola: result : false
lola: markings : 1634021
lola: fired transitions : 3270629
lola: time used : 4.000000
lola: memory pages used : 8
lola: LAUNCH task # 50 (type EXCL) for 49 DoubleExponent-PT-003-CTLFireability-15
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DoubleExponent-PT-003-CTLFireability-15
lola: result : false
lola: markings : 24
lola: fired transitions : 94
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DoubleExponent-PT-003-CTLFireability-11
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-003-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-06: AFAG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-10: DISJ 0 1 0 0 5 0 0 1
DoubleExponent-PT-003-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-13: EG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 1/299 1/32 DoubleExponent-PT-003-CTLFireability-11 40686 m, 8137 m/sec, 207939 t fired, .

Time elapsed: 6 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-003-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-06: AFAG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-10: DISJ 0 1 0 0 5 0 0 1
DoubleExponent-PT-003-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-13: EG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 6/299 3/32 DoubleExponent-PT-003-CTLFireability-11 517458 m, 95354 m/sec, 2650452 t fired, .

Time elapsed: 11 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-003-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-06: AFAG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-10: DISJ 0 1 0 0 5 0 0 1
DoubleExponent-PT-003-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-13: EG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 11/299 5/32 DoubleExponent-PT-003-CTLFireability-11 1011176 m, 98743 m/sec, 5179408 t fired, .

Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-003-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-06: AFAG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-10: DISJ 0 1 0 0 5 0 0 1
DoubleExponent-PT-003-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-13: EG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 16/299 8/32 DoubleExponent-PT-003-CTLFireability-11 1513710 m, 100506 m/sec, 7753620 t fired, .

Time elapsed: 21 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-003-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-06: AFAG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-10: DISJ 0 1 0 0 5 0 0 1
DoubleExponent-PT-003-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-13: EG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 21/299 10/32 DoubleExponent-PT-003-CTLFireability-11 2021753 m, 101608 m/sec, 10356449 t fired, .

Time elapsed: 26 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 38 (type EXCL) for DoubleExponent-PT-003-CTLFireability-11
lola: result : true
lola: markings : 2385072
lola: fired transitions : 12218760
lola: time used : 24.000000
lola: memory pages used : 12
lola: LAUNCH task # 25 (type EXCL) for 24 DoubleExponent-PT-003-CTLFireability-08
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DoubleExponent-PT-003-CTLFireability-08
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DoubleExponent-PT-003-CTLFireability-07
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DoubleExponent-PT-003-CTLFireability-07
lola: result : false
lola: markings : 25
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DoubleExponent-PT-003-CTLFireability-03
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-08: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-11: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-003-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-06: AFAG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-10: DISJ 0 1 0 0 5 0 0 1
DoubleExponent-PT-003-CTLFireability-13: EG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 2/396 3/32 DoubleExponent-PT-003-CTLFireability-03 512785 m, 102557 m/sec, 512893 t fired, .

Time elapsed: 31 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for DoubleExponent-PT-003-CTLFireability-03
lola: result : true
lola: markings : 2385070
lola: fired transitions : 2385177
lola: time used : 6.000000
lola: memory pages used : 12
lola: LAUNCH task # 7 (type EXCL) for 6 DoubleExponent-PT-003-CTLFireability-02
lola: time limit : 445 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DoubleExponent-PT-003-CTLFireability-02
lola: result : true
lola: markings : 25
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DoubleExponent-PT-003-CTLFireability-00
lola: time limit : 509 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DoubleExponent-PT-003-CTLFireability-00
lola: result : false
lola: markings : 5886
lola: fired transitions : 5885
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 DoubleExponent-PT-003-CTLFireability-06
lola: time limit : 594 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-02: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-03: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-08: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-11: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-003-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-06: AFAG 0 0 1 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-10: DISJ 0 1 0 0 5 0 0 1
DoubleExponent-PT-003-CTLFireability-13: EG 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 1/594 1/32 DoubleExponent-PT-003-CTLFireability-06 84779 m, 16955 m/sec, 86643 t fired, .

Time elapsed: 36 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 19 (type EXCL) for DoubleExponent-PT-003-CTLFireability-06
lola: result : true
lola: markings : 1407599
lola: fired transitions : 1428011
lola: time used : 3.000000
lola: memory pages used : 7
lola: LAUNCH task # 44 (type EXCL) for 43 DoubleExponent-PT-003-CTLFireability-13
lola: time limit : 712 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DoubleExponent-PT-003-CTLFireability-13
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 30 DoubleExponent-PT-003-CTLFireability-10
lola: time limit : 890 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-02: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-03: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-06: AFAG true CTL model checker
DoubleExponent-PT-003-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-08: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-11: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-13: EG true state space / EG
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-003-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-003-CTLFireability-10: DISJ 0 0 1 0 5 0 0 1
DoubleExponent-PT-003-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 3/890 5/32 DoubleExponent-PT-003-CTLFireability-10 1102908 m, 220581 m/sec, 1440295 t fired, .

Time elapsed: 41 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 33 (type EXCL) for DoubleExponent-PT-003-CTLFireability-10
lola: result : false
lola: markings : 1602784
lola: fired transitions : 2091539
lola: time used : 4.000000
lola: memory pages used : 8
lola: LAUNCH task # 16 (type EXCL) for 15 DoubleExponent-PT-003-CTLFireability-05
lola: time limit : 1186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DoubleExponent-PT-003-CTLFireability-05
lola: result : true
lola: markings : 1407585
lola: fired transitions : 1407614
lola: time used : 2.000000
lola: memory pages used : 7
lola: LAUNCH task # 47 (type EXCL) for 46 DoubleExponent-PT-003-CTLFireability-14
lola: time limit : 1778 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DoubleExponent-PT-003-CTLFireability-14
lola: result : false
lola: markings : 8
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DoubleExponent-PT-003-CTLFireability-04
lola: time limit : 3556 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DoubleExponent-PT-003-CTLFireability-04
lola: result : false
lola: markings : 80
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-003-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-01: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-02: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-03: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-04: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-05: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-06: AFAG true CTL model checker
DoubleExponent-PT-003-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-08: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-09: INITIAL false preprocessing
DoubleExponent-PT-003-CTLFireability-10: DISJ false DISJ
DoubleExponent-PT-003-CTLFireability-11: CTL true CTL model checker
DoubleExponent-PT-003-CTLFireability-12: INITIAL true preprocessing
DoubleExponent-PT-003-CTLFireability-13: EG true state space / EG
DoubleExponent-PT-003-CTLFireability-14: CTL false CTL model checker
DoubleExponent-PT-003-CTLFireability-15: CTL false CTL model checker


Time elapsed: 44 secs. Pages in use: 12

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleExponent-PT-003"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DoubleExponent-PT-003, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r134-smll-167819412700458"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DoubleExponent-PT-003.tgz
mv DoubleExponent-PT-003 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;