fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r134-smll-167819411800066
Last Updated
May 14, 2023

About the Execution of LoLA for Diffusion2D-PT-D05N100

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
8555.107 225640.00 218083.00 735.20 T??FFFF?TFFFTFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r134-smll-167819411800066.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Diffusion2D-PT-D05N100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r134-smll-167819411800066
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 7.0K Feb 26 04:15 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 26 04:15 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 04:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 26 04:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Feb 25 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 15:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 04:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 26 04:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 26 04:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 04:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 55K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-00
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-01
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-02
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-03
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-04
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-05
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-06
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-07
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-08
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-09
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-10
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-11
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-12
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-13
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-14
FORMULA_NAME Diffusion2D-PT-D05N100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678270121786

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Diffusion2D-PT-D05N100
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Diffusion2D-PT-D05N100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA Diffusion2D-PT-D05N100-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Diffusion2D-PT-D05N100-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678270347426

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 13 (type EXCL) for 12 Diffusion2D-PT-D05N100-CTLFireability-04
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 13 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-04
lola: result : false
lola: markings : 202
lola: fired transitions : 407
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Diffusion2D-PT-D05N100-CTLFireability-00
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 1 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-00
lola: result : true
lola: markings : 1020
lola: fired transitions : 3673
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Diffusion2D-PT-D05N100-CTLFireability-07
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:737
lola: rewrite Frontend/Parser/formula_rewrite.k:693
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/257 4/32 Diffusion2D-PT-D05N100-CTLFireability-07 879695 m, 175939 m/sec, 5980289 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/257 7/32 Diffusion2D-PT-D05N100-CTLFireability-07 1675389 m, 159138 m/sec, 11568826 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/257 10/32 Diffusion2D-PT-D05N100-CTLFireability-07 2285065 m, 121935 m/sec, 16175803 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/257 13/32 Diffusion2D-PT-D05N100-CTLFireability-07 2985954 m, 140177 m/sec, 21286500 t fired, .

Time elapsed: 20 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/257 16/32 Diffusion2D-PT-D05N100-CTLFireability-07 3727164 m, 148242 m/sec, 26530301 t fired, .

Time elapsed: 25 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/257 19/32 Diffusion2D-PT-D05N100-CTLFireability-07 4429650 m, 140497 m/sec, 31503596 t fired, .

Time elapsed: 30 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/257 21/32 Diffusion2D-PT-D05N100-CTLFireability-07 5020904 m, 118250 m/sec, 35982526 t fired, .

Time elapsed: 35 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/257 24/32 Diffusion2D-PT-D05N100-CTLFireability-07 5634452 m, 122709 m/sec, 40549094 t fired, .

Time elapsed: 40 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/257 26/32 Diffusion2D-PT-D05N100-CTLFireability-07 6244238 m, 121957 m/sec, 45185573 t fired, .

Time elapsed: 45 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/257 29/32 Diffusion2D-PT-D05N100-CTLFireability-07 6798654 m, 110883 m/sec, 49549128 t fired, .

Time elapsed: 50 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/257 31/32 Diffusion2D-PT-D05N100-CTLFireability-07 7404764 m, 121222 m/sec, 54174602 t fired, .

Time elapsed: 55 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 Diffusion2D-PT-D05N100-CTLFireability-15
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-15
lola: result : true
lola: markings : 202
lola: fired transitions : 404
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 Diffusion2D-PT-D05N100-CTLFireability-13
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-13
lola: result : false
lola: markings : 202
lola: fired transitions : 403
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Diffusion2D-PT-D05N100-CTLFireability-12
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-12
lola: result : true
lola: markings : 202
lola: fired transitions : 605
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Diffusion2D-PT-D05N100-CTLFireability-10
lola: time limit : 354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-10
lola: result : false
lola: markings : 202
lola: fired transitions : 205
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Diffusion2D-PT-D05N100-CTLFireability-09
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-09
lola: result : false
lola: markings : 2973
lola: fired transitions : 8315
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Diffusion2D-PT-D05N100-CTLFireability-08
lola: time limit : 442 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-08
lola: result : true
lola: markings : 202
lola: fired transitions : 202
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Diffusion2D-PT-D05N100-CTLFireability-06
lola: time limit : 505 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-06
lola: result : false
lola: markings : 514
lola: fired transitions : 2707
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Diffusion2D-PT-D05N100-CTLFireability-05
lola: time limit : 590 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-05
lola: result : false
lola: markings : 202
lola: fired transitions : 1202
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Diffusion2D-PT-D05N100-CTLFireability-03
lola: time limit : 708 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-03
lola: result : false
lola: markings : 8635
lola: fired transitions : 41166
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Diffusion2D-PT-D05N100-CTLFireability-02
lola: time limit : 884 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/884 3/32 Diffusion2D-PT-D05N100-CTLFireability-02 537142 m, 107428 m/sec, 4158471 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/884 5/32 Diffusion2D-PT-D05N100-CTLFireability-02 1053795 m, 103330 m/sec, 8136282 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/884 7/32 Diffusion2D-PT-D05N100-CTLFireability-02 1538442 m, 96929 m/sec, 11980050 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/884 9/32 Diffusion2D-PT-D05N100-CTLFireability-02 1979371 m, 88185 m/sec, 15600808 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/884 10/32 Diffusion2D-PT-D05N100-CTLFireability-02 2414698 m, 87065 m/sec, 19211025 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/884 12/32 Diffusion2D-PT-D05N100-CTLFireability-02 2835029 m, 84066 m/sec, 22661875 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/884 14/32 Diffusion2D-PT-D05N100-CTLFireability-02 3300837 m, 93161 m/sec, 26336724 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/884 16/32 Diffusion2D-PT-D05N100-CTLFireability-02 3770266 m, 93885 m/sec, 30086713 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 44/884 18/32 Diffusion2D-PT-D05N100-CTLFireability-02 4253319 m, 96610 m/sec, 33874314 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 49/884 20/32 Diffusion2D-PT-D05N100-CTLFireability-02 4695882 m, 88512 m/sec, 37483840 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 54/884 22/32 Diffusion2D-PT-D05N100-CTLFireability-02 5121042 m, 85032 m/sec, 41131780 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 59/884 23/32 Diffusion2D-PT-D05N100-CTLFireability-02 5547276 m, 85246 m/sec, 44687066 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 64/884 25/32 Diffusion2D-PT-D05N100-CTLFireability-02 5989864 m, 88517 m/sec, 48367988 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 69/884 27/32 Diffusion2D-PT-D05N100-CTLFireability-02 6392850 m, 80597 m/sec, 51807366 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 74/884 29/32 Diffusion2D-PT-D05N100-CTLFireability-02 6794542 m, 80338 m/sec, 55292644 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 79/884 30/32 Diffusion2D-PT-D05N100-CTLFireability-02 7201007 m, 81293 m/sec, 58752521 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 84/884 32/32 Diffusion2D-PT-D05N100-CTLFireability-02 7662251 m, 92248 m/sec, 62499362 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 Diffusion2D-PT-D05N100-CTLFireability-01
lola: time limit : 1150 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1150 3/32 Diffusion2D-PT-D05N100-CTLFireability-01 688175 m, 137635 m/sec, 3828621 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1150 6/32 Diffusion2D-PT-D05N100-CTLFireability-01 1308692 m, 124103 m/sec, 7348740 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1150 8/32 Diffusion2D-PT-D05N100-CTLFireability-01 1866897 m, 111641 m/sec, 10715764 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1150 10/32 Diffusion2D-PT-D05N100-CTLFireability-01 2350667 m, 96754 m/sec, 13794295 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1150 12/32 Diffusion2D-PT-D05N100-CTLFireability-01 2897639 m, 109394 m/sec, 17118769 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1150 15/32 Diffusion2D-PT-D05N100-CTLFireability-01 3496194 m, 119711 m/sec, 20594719 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/1150 17/32 Diffusion2D-PT-D05N100-CTLFireability-01 4029962 m, 106753 m/sec, 23819617 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/1150 20/32 Diffusion2D-PT-D05N100-CTLFireability-01 4659882 m, 125984 m/sec, 27513480 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/1150 22/32 Diffusion2D-PT-D05N100-CTLFireability-01 5119486 m, 91920 m/sec, 30509838 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/1150 24/32 Diffusion2D-PT-D05N100-CTLFireability-01 5634743 m, 103051 m/sec, 33674123 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/1150 26/32 Diffusion2D-PT-D05N100-CTLFireability-01 6114169 m, 95885 m/sec, 36708898 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/1150 28/32 Diffusion2D-PT-D05N100-CTLFireability-01 6537484 m, 84663 m/sec, 39501568 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/1150 29/32 Diffusion2D-PT-D05N100-CTLFireability-01 7007732 m, 94049 m/sec, 42602117 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/1150 31/32 Diffusion2D-PT-D05N100-CTLFireability-01 7486309 m, 95715 m/sec, 45657276 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N100-CTLFireability-11: EG 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N100-CTLFireability-14: AR 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 Diffusion2D-PT-D05N100-CTLFireability-11
lola: time limit : 1687 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-11
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 42 Diffusion2D-PT-D05N100-CTLFireability-14
lola: time limit : 3375 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for Diffusion2D-PT-D05N100-CTLFireability-14
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N100-CTLFireability-00: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-01: CTL unknown AGGR
Diffusion2D-PT-D05N100-CTLFireability-02: CTL unknown AGGR
Diffusion2D-PT-D05N100-CTLFireability-03: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-04: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-05: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-06: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-07: CTL unknown AGGR
Diffusion2D-PT-D05N100-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-10: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-11: EG false state space / EG
Diffusion2D-PT-D05N100-CTLFireability-12: CTL true CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-13: CTL false CTL model checker
Diffusion2D-PT-D05N100-CTLFireability-14: AR false state space /EU
Diffusion2D-PT-D05N100-CTLFireability-15: CTL true CTL model checker


Time elapsed: 225 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D05N100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Diffusion2D-PT-D05N100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r134-smll-167819411800066"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D05N100.tgz
mv Diffusion2D-PT-D05N100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;