fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r126-tall-167814504000626
Last Updated
May 14, 2023

About the Execution of 2022-gold for DLCshifumi-PT-4b

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16227.119 3593434.00 10073205.00 7515.30 ?FTTTTTFT?TFT?F? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r126-tall-167814504000626.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool gold2022
Input is DLCshifumi-PT-4b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r126-tall-167814504000626
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.5M
-rw-r--r-- 1 mcc users 6.8K Feb 26 07:34 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 26 07:34 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Feb 26 07:33 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 07:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.1M Mar 5 18:22 model.pnml
-rw-r--r-- 1 mcc users 9.6K Feb 26 07:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 97K Feb 26 07:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.1K Feb 26 07:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 26 07:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:54 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-4b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678292848884

gold2022
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> gold2022 --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa
MF=/home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3589
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3589 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml

Time left: 3576

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is NOT satisfied.

Spent 0.000492 on verification
Search strategy option was ignored as the TAR engine is called.
FORMULA DLCshifumi-PT-4b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT TRACE_ABSTRACTION_REFINEMENT
Query index 0 was solved

Query is NOT satisfied.


Solved using Trace Abstraction Refinement

Spent 0.00017 on verification
@@@0.76,83504@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 1 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3574
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 0.001055 on verification
Query index 0 was solved

Query is satisfied.

Spent 0.000433 on verification
@@@0.78,83000@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 2 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3573
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)
Query index 0 was solved

Query is satisfied.

Spent 0.000437 on verification
Search strategy option was ignored as the TAR engine is called.
FORMULA DLCshifumi-PT-4b-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT TRACE_ABSTRACTION_REFINEMENT
Query index 0 was solved

Query is satisfied.


Solved using Trace Abstraction Refinement

Spent 0.000148 on verification
@@@0.80,82732@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 3 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT EXPLICIT STATE_COMPRESSION STUBBORN_SETS
Time left: 3572
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 58.9043 on verification
@@@59.94,2423056@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 4 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3512
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.064633 on verification
@@@0.95,112456@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 5 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3511
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.06786 on verification


Query index 0 was solved
Query is satisfied.

Spent 0.06322 on verification
@@@0.93,112432@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 6 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3510
------------------- QUERY 7 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.063627 on verification
@@@0.92,112512@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 7 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3509
------------------- QUERY 8 ----------------------
No solution found
Command terminated by signal 9
@@@223.19,8175124@@@


Time left: 3206
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.353258 on verification


Query index 0 was solved
Query is NOT satisfied.

Spent 0.365619 on verification
@@@1.36,112564@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 9 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3204
------------------- QUERY 10 ----------------------
No solution found
Command terminated by signal 9
@@@175.70,9153728@@@


Time left: 2903
------------------- QUERY 11 ----------------------
No solution found
Command terminated by signal 9
@@@170.31,7773892@@@


Time left: 2600
------------------- QUERY 12 ----------------------
No solution found
Command terminated by signal 9
@@@152.20,8052036@@@
Command terminated by signal 9
@@@287.46,14599680@@@


Time left: 2299
------------------- QUERY 13 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 106.135 on verification
@@@107.35,3650136@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 13 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2191
------------------- QUERY 14 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.994737 on verification
@@@1.91,112396@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 14 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2189
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.349058 on verification
@@@1.24,112524@@@


Query index 0 was solved
Query is NOT satisfied.

Spent 0.35246 on verification
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 15 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2188
------------------- QUERY 16 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 193.246 on verification
@@@194.45,6203528@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.MnBBCJhFz3 /home/mcc/BenchKit/bin/tmp/tmp.z2UE7UmoRa --binary-query-io 1 -x 16 -n

FORMULA DLCshifumi-PT-4b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 1993
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 4 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 1993
------------------- QUERY 8 ----------------------
Running query 8 for 598 seconds. Remaining: 4 queries and 1993 seconds
No solution found
Command terminated by signal 9
@@@318.80,11418324@@@


Time left: 1392
------------------- QUERY 10 ----------------------
Running query 10 for 598 seconds. Remaining: 3 queries and 1392 seconds
No solution found
Command terminated by signal 9
@@@200.33,9303668@@@
Command terminated by signal 9
@@@451.95,16146348@@@


Time left: 940
------------------- QUERY 11 ----------------------
Running query 11 for 598 seconds. Remaining: 2 queries and 940 seconds
No solution found
Command terminated by signal 9
@@@170.77,8446668@@@
Command terminated by signal 9
@@@350.71,16145888@@@


Time left: 589
------------------- QUERY 12 ----------------------
Time left: 589
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (4 in total)
Each query is verified by 4 parallel strategies for 147 seconds
------------------- QUERY 8 ----------------------
No solution found
Command terminated by signal 9
@@@136.53,4772984@@@


Time left: 439
------------------- QUERY 10 ----------------------
No solution found
Command terminated by signal 9
@@@85.06,4275944@@@
Command terminated by signal 9
@@@114.09,5523584@@@


Time left: 289
------------------- QUERY 11 ----------------------
No solution found
Command terminated by signal 9
@@@92.63,4114288@@@
Command terminated by signal 9
@@@126.99,5668428@@@


Time left: 140
------------------- QUERY 12 ----------------------
No solution found
Command terminated by signal 9
@@@88.96,4454196@@@
Command terminated by signal 9
@@@120.22,5616136@@@


Time left: -4
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1678296442318

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-4b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="gold2022"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool gold2022"
echo " Input is DLCshifumi-PT-4b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r126-tall-167814504000626"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-4b.tgz
mv DLCshifumi-PT-4b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;