Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r116-tall-167814495000602.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DNAwalker-PT-12ringLLLarge, examination is QuasiLiveness
Time confinement is 1800 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r116-tall-167814495000602
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 616K
-rw-r--r-- 1 mcc users 6.0K Feb 25 13:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K Feb 25 13:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 12:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 12:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:55 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:55 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:55 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:55 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 13:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 150K Feb 25 13:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 25 13:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 25 13:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:55 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:55 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 14 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 135K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

FORMULA_NAME QuasiLiveness

=== Now, execution of the tool begins

BK_START 1678385592836

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=QuasiLiveness
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=1800
BK_INPUT=DNAwalker-PT-12ringLLLarge
Not applying reductions.
Model is PT
QuasiLiveness PT
starting LoLA
BK_INPUT DNAwalker-PT-12ringLLLarge
BK_EXAMINATION: QuasiLiveness
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
GlobalProperty: QuasiLiveness

FORMULA QuasiLiveness FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678385592925

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: STATE EQUATION TRIES TRANSITION t2_8
lola: LAUNCH SYMM
sara: try reading problem file stateEquationProblem-QuasiLiveness-226.sara.
lola: INDIVIDUAL RESULTS
lola: t23_1: void (by not produced)
lola: t23_2: true (by find path)
lola: t23_3: true (by find path)
lola: t10_1: void (by not produced)
lola: t10_6: true (by find path)
lola: t10_7: true (by find path)
lola: t10_8: true (by find path)
lola: t10_9: true (by find path)
lola: t11_10: true (by find path)
lola: t11_12: true (by find path)
lola: t11_13: true (by find path)
lola: t11_14: true (by find path)
lola: t11_15: true (by find path)
lola: t11_16: true (by find path)
lola: t23_19: true (by find path)
lola: t23_20: true (by find path)
lola: t23_21: true (by find path)
lola: t23_22: true (by find path)
lola: t23_24: true (by find path)
lola: t23_25: true (by find path)
lola: t23_26: true (by find path)
lola: t23_27: true (by find path)
lola: t7_1: void (by not produced)
lola: t7_2: true (by find path)
lola: t7_3: true (by find path)
lola: t7_4: true (by find path)
lola: t7_5: true (by find path)
lola: t7_6: true (by find path)
lola: t7_8: true (by find path)
lola: t7_9: true (by find path)
lola: tAb17: true (by find path)
lola: tAb18: true (by find path)
lola: t24_2: void (by not produced)
lola: t24_3: void (by not produced)
lola: t11_8: true (by find path)
lola: t11_9: true (by find path)
lola: t5_26: true (by find path)
lola: t5_27: true (by find path)
lola: t8_1: void (by not produced)
lola: t8_2: true (by find path)
lola: t8_3: true (by find path)
lola: t8_4: true (by find path)
lola: t8_5: true (by find path)
lola: t8_6: true (by find path)
lola: t8_7: true (by find path)
lola: t8_9: true (by find path)
lola: t16_10: true (by find path)
lola: t16_11: true (by find path)
lola: t16_12: true (by find path)
lola: t16_13: true (by find path)
lola: t16_14: true (by find path)
lola: t16_15: true (by find path)
lola: t16_17: true (by find path)
lola: t16_18: true (by find path)
lola: t16_19: true (by find path)
lola: t16_20: true (by find path)
lola: t16_21: true (by find path)
lola: t16_22: true (by find path)
lola: t16_27: true (by find path)
lola: tb2: true (by find path)
lola: tb3: true (by find path)
lola: tb4: true (by find path)
lola: tb5: true (by find path)
lola: t25_1: void (by not produced)
lola: t25_2: true (by find path)
lola: t25_3: true (by find path)
lola: t25_4: true (by find path)
lola: t12_1: void (by not produced)
lola: t12_8: true (by find path)
lola: t12_9: true (by find path)
lola: t26_1: void (by not produced)
lola: t26_2: true (by find path)
lola: t26_3: true (by find path)
lola: t26_4: true (by find path)
lola: t26_5: true (by find path)
lola: t13_1: void (by not produced)
lola: t13_9: true (by find path)
lola: t10_11: true (by find path)
lola: t10_12: true (by find path)
lola: t10_13: true (by find path)
lola: t10_14: true (by find path)
lola: t10_15: true (by find path)
lola: t10_16: true (by find path)
lola: t27_1: void (by not produced)
lola: t27_2: true (by find path)
lola: t27_3: true (by find path)
lola: t27_4: true (by find path)
lola: t27_5: true (by find path)
lola: t27_6: true (by find path)
lola: t14_1: void (by not produced)
lola: t14_2: true (by find path)
lola: t14_9: true (by find path)
lola: t4_16: true (by find path)
lola: t4_25: true (by find path)
lola: t4_26: true (by find path)
lola: t4_27: true (by find path)
lola: t15_10: true (by find path)
lola: t15_11: true (by find path)
lola: t15_12: true (by find path)
lola: t15_13: true (by find path)
lola: t15_14: true (by find path)
lola: t15_16: true (by find path)
lola: t15_17: true (by find path)
lola: t15_18: true (by find path)
lola: t15_19: true (by find path)
lola: t15_20: true (by find path)
lola: t15_21: true (by find path)
lola: t27_16: true (by find path)
lola: t27_22: true (by find path)
lola: t27_23: true (by find path)
lola: t27_24: true (by find path)
lola: t27_25: true (by find path)
lola: t27_26: true (by find path)
lola: t15_1: void (by not produced)
lola: t15_2: true (by find path)
lola: t15_9: true (by find path)
lola: t16_1: void (by not produced)
lola: t16_2: true (by find path)
lola: t16_3: true (by find path)
lola: t16_4: true (by find path)
lola: t16_8: true (by find path)
lola: t16_9: true (by find path)
lola: t21_15: true (by find path)
lola: t21_16: true (by find path)
lola: t21_17: true (by find path)
lola: t21_18: true (by find path)
lola: t21_19: true (by find path)
lola: t21_20: true (by find path)
lola: t21_22: true (by find path)
lola: t21_23: true (by find path)
lola: t21_24: true (by find path)
lola: t21_25: true (by find path)
lola: t17_1: false (by goal oriented search)
lola: t17_2: true (by find path)
lola: t3_16: true (by find path)
lola: t3_22: true (by find path)
lola: t3_23: true (by find path)
lola: t3_24: true (by find path)
lola: t3_25: true (by find path)
lola: t3_26: true (by find path)
lola: t3_27: true (by find path)
lola: t14_10: true (by find path)
lola: t14_11: true (by find path)
lola: t14_12: true (by find path)
lola: t14_13: true (by find path)
lola: t14_15: true (by find path)
lola: t14_16: true (by find path)
lola: t14_17: true (by find path)
lola: t14_18: true (by find path)
lola: t14_19: true (by find path)
lola: t26_22: true (by find path)
lola: t26_23: true (by find path)
lola: t26_24: true (by find path)
lola: t26_25: true (by find path)
lola: t26_27: true (by find path)
lola: tloop9: true (by find path)
lola: t18_1: void (by not produced)
lola: t8_10: true (by find path)
lola: t8_11: true (by find path)
lola: t8_12: true (by find path)
lola: t8_16: true (by find path)
lola: t19_14: true (by find path)
lola: t19_15: true (by find path)
lola: t19_16: true (by find path)
lola: t19_17: true (by find path)
lola: t19_18: true (by find path)
lola: t19_20: true (by find path)
lola: t19_21: true (by find path)
lola: t19_22: true (by find path)
lola: t19_23: true (by find path)
lola: t19_1: void (by not produced)
lola: t20_15: true (by find path)
lola: t20_16: true (by find path)
lola: t20_17: true (by find path)
lola: t20_18: true (by find path)
lola: t20_19: true (by find path)
lola: t20_21: true (by find path)
lola: t20_22: true (by find path)
lola: t20_23: true (by find path)
lola: tb17: true (by find path)
lola: tb18: true (by find path)
lola: tAb2: true (by find path)
lola: tAb3: true (by find path)
lola: tAb4: true (by find path)
lola: tAb5: true (by find path)
lola: t2_14: true (by find path)
lola: t2_15: true (by find path)
lola: t2_16: true (by find path)
lola: t2_17: true (by find path)
lola: t2_21: true (by find path)
lola: t2_22: true (by find path)
lola: t2_23: true (by find path)
lola: t2_24: true (by find path)
lola: t2_25: true (by find path)
lola: t2_26: true (by find path)
lola: t2_27: true (by find path)
lola: tloop22: true (by find path)
lola: t13_10: true (by find path)
lola: t13_11: true (by find path)
lola: t13_12: true (by find path)
lola: t13_14: true (by find path)
lola: t13_15: true (by find path)
lola: t13_16: true (by find path)
lola: t13_17: true (by find path)
lola: t13_18: true (by find path)
lola: t25_21: true (by find path)
lola: t25_22: true (by find path)
lola: t25_23: true (by find path)
lola: t25_24: true (by find path)
lola: t25_26: true (by find path)
lola: t25_27: true (by find path)
lola: t1_2: true (by find path)
lola: t1_3: true (by find path)
lola: t1_4: true (by find path)
lola: t1_5: true (by find path)
lola: t1_6: true (by find path)
lola: t1_7: true (by find path)
lola: t1_8: true (by find path)
lola: t1_9: true (by find path)
lola: t7_10: true (by find path)
lola: t2_1: void (by not produced)
lola: t2_3: true (by goal oriented search)
lola: t2_4: true (by goal oriented search)
lola: t2_5: true (by goal oriented search)
lola: t2_6: true (by find path)
lola: t2_7: true (by find path)
lola: t2_8: true (by find path)
lola: t2_9: true (by find path)
lola: t18_13: true (by find path)
lola: t18_14: true (by find path)
lola: t18_15: true (by find path)
lola: t18_16: true (by find path)
lola: t18_17: true (by find path)
lola: t18_19: true (by find path)
lola: t18_20: true (by find path)
lola: t18_21: true (by find path)
lola: t18_22: true (by find path)
lola: t3_1: void (by not produced)
lola: t3_2: true (by find path)
lola: t3_4: true (by find path)
lola: t3_5: true (by goal oriented search)
lola: t3_6: true (by find path)
lola: t3_7: true (by find path)
lola: t3_8: true (by find path)
lola: t1_10: true (by find path)
lola: t1_12: true (by find path)
lola: t1_13: true (by find path)
lola: t1_14: true (by find path)
lola: t1_15: true (by find path)
lola: t1_16: true (by find path)
lola: t1_17: true (by find path)
lola: t1_18: true (by find path)
lola: t1_19: true (by find path)
lola: t1_20: true (by find path)
lola: t1_21: true (by find path)
lola: t1_22: true (by find path)
lola: t1_23: true (by find path)
lola: t1_25: true (by find path)
lola: t1_26: true (by find path)
lola: t1_27: true (by find path)
lola: t20_1: void (by not produced)
lola: t12_10: true (by find path)
lola: t12_11: true (by find path)
lola: t12_13: true (by find path)
lola: t12_14: true (by find path)
lola: t12_15: true (by find path)
lola: t12_16: true (by find path)
lola: t12_17: true (by find path)
lola: t24_21: true (by find path)
lola: t24_22: true (by find path)
lola: t24_23: true (by find path)
lola: t24_25: true (by find path)
lola: t24_26: true (by find path)
lola: t24_27: true (by find path)
lola: t4_1: void (by not produced)
lola: t4_2: true (by find path)
lola: t4_3: true (by goal oriented search)
lola: t4_5: true (by find path)
lola: t4_6: true (by find path)
lola: t4_7: true (by find path)
lola: t4_8: true (by find path)
lola: t4_9: true (by find path)
lola: t21_1: void (by not produced)
lola: t21_2: true (by find path)
lola: t6_10: true (by find path)
lola: t6_27: true (by find path)
lola: t5_1: void (by not produced)
lola: t5_2: true (by find path)
lola: t5_3: true (by find path)
lola: t5_4: true (by find path)
lola: t5_6: true (by find path)
lola: t5_7: true (by find path)
lola: t5_8: true (by find path)
lola: t5_9: true (by find path)
lola: t17_12: true (by find path)
lola: t17_13: true (by find path)
lola: t17_14: true (by find path)
lola: t17_15: true (by find path)
lola: t17_16: true (by find path)
lola: t17_18: true (by find path)
lola: t17_19: true (by find path)
lola: t17_20: true (by find path)
lola: t17_21: true (by find path)
lola: t17_22: true (by find path)
lola: t6_1: void (by not produced)
lola: t6_2: true (by find path)
lola: t6_3: true (by find path)
lola: t6_4: true (by find path)
lola: t6_5: true (by find path)
lola: t6_7: true (by find path)
lola: t6_8: true (by find path)
lola: t6_9: true (by find path)
lola: B The net is not quasilive
lola: Example for violating transition: t17_1
sara: place or transition ordering is non-deterministic

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DNAwalker-PT-12ringLLLarge"
export BK_EXAMINATION="QuasiLiveness"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="1800"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DNAwalker-PT-12ringLLLarge, examination is QuasiLiveness"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r116-tall-167814495000602"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DNAwalker-PT-12ringLLLarge.tgz
mv DNAwalker-PT-12ringLLLarge execution
cd execution
if [ "QuasiLiveness" = "ReachabilityDeadlock" ] || [ "QuasiLiveness" = "UpperBounds" ] || [ "QuasiLiveness" = "QuasiLiveness" ] || [ "QuasiLiveness" = "StableMarking" ] || [ "QuasiLiveness" = "Liveness" ] || [ "QuasiLiveness" = "OneSafe" ] || [ "QuasiLiveness" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "QuasiLiveness" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "QuasiLiveness" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "QuasiLiveness.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property QuasiLiveness.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "QuasiLiveness.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' QuasiLiveness.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "QuasiLiveness" = "ReachabilityDeadlock" ] || [ "QuasiLiveness" = "QuasiLiveness" ] || [ "QuasiLiveness" = "StableMarking" ] || [ "QuasiLiveness" = "Liveness" ] || [ "QuasiLiveness" = "OneSafe" ] ; then
echo "FORMULA_NAME QuasiLiveness"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;