About the Execution of LoLa+red for DLCshifumi-PT-3a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16217.207 | 888659.00 | 967843.00 | 11962.40 | ????????????FTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478800810.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCshifumi-PT-3a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478800810
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 9.3K Feb 26 09:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 09:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 08:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 26 08:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Feb 26 10:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 10:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Feb 26 10:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 778K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678280446723
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCshifumi-PT-3a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 13:00:48] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 13:00:48] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 13:00:48] [INFO ] Load time of PNML (sax parser for PT used): 133 ms
[2023-03-08 13:00:48] [INFO ] Transformed 544 places.
[2023-03-08 13:00:48] [INFO ] Transformed 3097 transitions.
[2023-03-08 13:00:48] [INFO ] Found NUPN structural information;
[2023-03-08 13:00:48] [INFO ] Parsed PT model containing 544 places and 3097 transitions and 11545 arcs in 214 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Initial state reduction rules removed 2 formulas.
Ensure Unique test removed 405 transitions
Reduce redundant transitions removed 405 transitions.
FORMULA DLCshifumi-PT-3a-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCshifumi-PT-3a-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 157 out of 544 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 544/544 places, 2692/2692 transitions.
Discarding 60 places :
Symmetric choice reduction at 0 with 60 rule applications. Total rules 60 place count 484 transition count 2452
Iterating global reduction 0 with 60 rules applied. Total rules applied 120 place count 484 transition count 2452
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 0 with 27 rules applied. Total rules applied 147 place count 484 transition count 2425
Drop transitions removed 849 transitions
Redundant transition composition rules discarded 849 transitions
Iterating global reduction 1 with 849 rules applied. Total rules applied 996 place count 484 transition count 1576
Applied a total of 996 rules in 118 ms. Remains 484 /544 variables (removed 60) and now considering 1576/2692 (removed 1116) transitions.
[2023-03-08 13:00:48] [INFO ] Flow matrix only has 353 transitions (discarded 1223 similar events)
// Phase 1: matrix 353 rows 484 cols
[2023-03-08 13:00:48] [INFO ] Computed 282 place invariants in 14 ms
[2023-03-08 13:00:49] [INFO ] Implicit Places using invariants in 992 ms returned [244, 248, 249, 250, 254, 256, 257, 258, 259, 263, 264, 266, 267, 269, 270, 271, 272, 276, 279, 280, 282, 284, 285, 286, 287, 288, 290, 292, 294, 296, 298, 299, 302, 304, 305, 306, 307, 308, 311, 312, 313, 315, 316, 317, 318, 319, 321, 322, 324, 325, 326, 328, 329, 330, 332, 334, 340, 341, 343, 346, 347, 348, 349, 352, 353, 354, 358, 359, 360, 361, 362, 364, 365, 366, 367, 368, 369, 372, 374, 375, 376, 378, 380, 384, 385, 386, 387, 388, 389, 390, 391, 392, 395, 396, 397, 399, 400, 402, 404, 405, 406, 407, 408, 409, 410, 413, 414, 415, 416, 417, 418, 424, 425, 428, 429, 430, 432, 433, 434, 435, 436, 438, 439, 440, 442, 444, 446, 447, 448, 451, 453, 454, 456, 457, 458, 459, 460, 462, 463, 464, 465, 468, 469, 470, 473, 474, 475, 476, 477, 478, 479, 480, 481, 483]
Discarding 154 places :
Ensure Unique test removed 604 transitions
Reduce isomorphic transitions removed 604 transitions.
Implicit Place search using SMT only with invariants took 1032 ms to find 154 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 330/544 places, 972/2692 transitions.
Drop transitions removed 494 transitions
Redundant transition composition rules discarded 494 transitions
Iterating global reduction 0 with 494 rules applied. Total rules applied 494 place count 330 transition count 478
Applied a total of 494 rules in 15 ms. Remains 330 /330 variables (removed 0) and now considering 478/972 (removed 494) transitions.
[2023-03-08 13:00:49] [INFO ] Flow matrix only has 353 transitions (discarded 125 similar events)
// Phase 1: matrix 353 rows 330 cols
[2023-03-08 13:00:49] [INFO ] Computed 128 place invariants in 2 ms
[2023-03-08 13:00:49] [INFO ] Implicit Places using invariants in 63 ms returned []
[2023-03-08 13:00:49] [INFO ] Flow matrix only has 353 transitions (discarded 125 similar events)
[2023-03-08 13:00:49] [INFO ] Invariant cache hit.
[2023-03-08 13:00:49] [INFO ] State equation strengthened by 7 read => feed constraints.
[2023-03-08 13:00:49] [INFO ] Implicit Places using invariants and state equation in 148 ms returned []
Implicit Place search using SMT with State Equation took 211 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 330/544 places, 478/2692 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1377 ms. Remains : 330/544 places, 478/2692 transitions.
Support contains 157 out of 330 places after structural reductions.
[2023-03-08 13:00:49] [INFO ] Flatten gal took : 53 ms
[2023-03-08 13:00:50] [INFO ] Flatten gal took : 27 ms
[2023-03-08 13:00:50] [INFO ] Input system was already deterministic with 478 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 262 ms. (steps per millisecond=38 ) properties (out of 96) seen :95
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 13:00:50] [INFO ] Flow matrix only has 353 transitions (discarded 125 similar events)
[2023-03-08 13:00:50] [INFO ] Invariant cache hit.
[2023-03-08 13:00:50] [INFO ] [Real]Absence check using 128 positive place invariants in 22 ms returned sat
[2023-03-08 13:00:50] [INFO ] After 222ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 13:00:50] [INFO ] [Nat]Absence check using 128 positive place invariants in 18 ms returned sat
[2023-03-08 13:00:50] [INFO ] After 103ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 13:00:50] [INFO ] State equation strengthened by 7 read => feed constraints.
[2023-03-08 13:00:50] [INFO ] After 28ms SMT Verify possible using 7 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 13:00:50] [INFO ] After 68ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 24 ms.
[2023-03-08 13:00:50] [INFO ] After 319ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 4 ms.
Support contains 7 out of 330 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 330/330 places, 478/478 transitions.
Graph (trivial) has 446 edges and 330 vertex of which 221 / 330 are part of one of the 42 SCC in 3 ms
Free SCC test removed 179 places
Drop transitions removed 428 transitions
Reduce isomorphic transitions removed 428 transitions.
Graph (complete) has 183 edges and 151 vertex of which 20 are kept as prefixes of interest. Removing 131 places using SCC suffix rule.1 ms
Discarding 131 places :
Also discarding 29 output transitions
Drop transitions removed 29 transitions
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 5 place count 20 transition count 18
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 5 rules applied. Total rules applied 10 place count 17 transition count 16
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 12 place count 16 transition count 15
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 12 place count 16 transition count 13
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 16 place count 14 transition count 13
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 17 place count 13 transition count 12
Iterating global reduction 3 with 1 rules applied. Total rules applied 18 place count 13 transition count 12
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 20 place count 13 transition count 10
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 20 place count 13 transition count 9
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 22 place count 12 transition count 9
Applied a total of 22 rules in 12 ms. Remains 12 /330 variables (removed 318) and now considering 9/478 (removed 469) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 12/330 places, 9/478 transitions.
Finished random walk after 5 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=5 )
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 20 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 20 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 478 transitions.
Computed a total of 87 stabilizing places and 1 stable transitions
Graph (complete) has 629 edges and 330 vertex of which 253 are kept as prefixes of interest. Removing 77 places using SCC suffix rule.3 ms
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 73 places and 0 transitions.
Iterating post reduction 0 with 73 rules applied. Total rules applied 73 place count 257 transition count 478
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 102 place count 228 transition count 420
Iterating global reduction 1 with 29 rules applied. Total rules applied 131 place count 228 transition count 420
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 143 place count 228 transition count 408
Applied a total of 143 rules in 16 ms. Remains 228 /330 variables (removed 102) and now considering 408/478 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 228/330 places, 408/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 12 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 408 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 73 places and 0 transitions.
Iterating post reduction 0 with 73 rules applied. Total rules applied 73 place count 257 transition count 478
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 98 place count 232 transition count 428
Iterating global reduction 1 with 25 rules applied. Total rules applied 123 place count 232 transition count 428
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 1 with 11 rules applied. Total rules applied 134 place count 232 transition count 417
Applied a total of 134 rules in 11 ms. Remains 232 /330 variables (removed 98) and now considering 417/478 (removed 61) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 232/330 places, 417/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 417 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 60 places and 0 transitions.
Iterating post reduction 0 with 60 rules applied. Total rules applied 60 place count 270 transition count 478
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 85 place count 245 transition count 428
Iterating global reduction 1 with 25 rules applied. Total rules applied 110 place count 245 transition count 428
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 120 place count 245 transition count 418
Applied a total of 120 rules in 8 ms. Remains 245 /330 variables (removed 85) and now considering 418/478 (removed 60) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 245/330 places, 418/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 17 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 418 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 75 places and 0 transitions.
Iterating post reduction 0 with 75 rules applied. Total rules applied 75 place count 255 transition count 478
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 105 place count 225 transition count 418
Iterating global reduction 1 with 30 rules applied. Total rules applied 135 place count 225 transition count 418
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 147 place count 225 transition count 406
Applied a total of 147 rules in 8 ms. Remains 225 /330 variables (removed 105) and now considering 406/478 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 225/330 places, 406/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 406 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 266 transition count 478
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 92 place count 238 transition count 422
Iterating global reduction 1 with 28 rules applied. Total rules applied 120 place count 238 transition count 422
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 132 place count 238 transition count 410
Applied a total of 132 rules in 14 ms. Remains 238 /330 variables (removed 92) and now considering 410/478 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 238/330 places, 410/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 410 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 68 places and 0 transitions.
Iterating post reduction 0 with 68 rules applied. Total rules applied 68 place count 262 transition count 478
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 92 place count 238 transition count 430
Iterating global reduction 1 with 24 rules applied. Total rules applied 116 place count 238 transition count 430
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 1 with 11 rules applied. Total rules applied 127 place count 238 transition count 419
Applied a total of 127 rules in 7 ms. Remains 238 /330 variables (removed 92) and now considering 419/478 (removed 59) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 238/330 places, 419/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 10 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 419 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 62 places and 0 transitions.
Iterating post reduction 0 with 62 rules applied. Total rules applied 62 place count 268 transition count 478
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 85 place count 245 transition count 432
Iterating global reduction 1 with 23 rules applied. Total rules applied 108 place count 245 transition count 432
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 116 place count 245 transition count 424
Applied a total of 116 rules in 7 ms. Remains 245 /330 variables (removed 85) and now considering 424/478 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 245/330 places, 424/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 8 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 8 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 424 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 75 places and 0 transitions.
Iterating post reduction 0 with 75 rules applied. Total rules applied 75 place count 255 transition count 478
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 104 place count 226 transition count 420
Iterating global reduction 1 with 29 rules applied. Total rules applied 133 place count 226 transition count 420
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 145 place count 226 transition count 408
Applied a total of 145 rules in 7 ms. Remains 226 /330 variables (removed 104) and now considering 408/478 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 226/330 places, 408/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 8 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 7 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 408 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 73 places and 0 transitions.
Iterating post reduction 0 with 73 rules applied. Total rules applied 73 place count 257 transition count 478
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 100 place count 230 transition count 424
Iterating global reduction 1 with 27 rules applied. Total rules applied 127 place count 230 transition count 424
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 1 with 11 rules applied. Total rules applied 138 place count 230 transition count 413
Applied a total of 138 rules in 7 ms. Remains 230 /330 variables (removed 100) and now considering 413/478 (removed 65) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 230/330 places, 413/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 7 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 8 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 413 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Graph (trivial) has 432 edges and 330 vertex of which 214 / 330 are part of one of the 41 SCC in 1 ms
Free SCC test removed 173 places
Ensure Unique test removed 364 transitions
Reduce isomorphic transitions removed 364 transitions.
Graph (complete) has 265 edges and 157 vertex of which 86 are kept as prefixes of interest. Removing 71 places using SCC suffix rule.1 ms
Discarding 71 places :
Also discarding 0 output transitions
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 5 place count 86 transition count 111
Reduce places removed 3 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 6 rules applied. Total rules applied 11 place count 83 transition count 108
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 15 place count 80 transition count 107
Discarding 44 places :
Symmetric choice reduction at 3 with 44 rule applications. Total rules 59 place count 36 transition count 56
Iterating global reduction 3 with 44 rules applied. Total rules applied 103 place count 36 transition count 56
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 106 place count 36 transition count 53
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 112 place count 33 transition count 50
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 4 with 7 rules applied. Total rules applied 119 place count 33 transition count 43
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 121 place count 31 transition count 43
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 123 place count 29 transition count 41
Iterating global reduction 5 with 2 rules applied. Total rules applied 125 place count 29 transition count 41
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 127 place count 28 transition count 40
Applied a total of 127 rules in 12 ms. Remains 28 /330 variables (removed 302) and now considering 40/478 (removed 438) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 28/330 places, 40/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 40 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Graph (trivial) has 430 edges and 330 vertex of which 215 / 330 are part of one of the 41 SCC in 0 ms
Free SCC test removed 174 places
Ensure Unique test removed 365 transitions
Reduce isomorphic transitions removed 365 transitions.
Graph (complete) has 264 edges and 156 vertex of which 86 are kept as prefixes of interest. Removing 70 places using SCC suffix rule.1 ms
Discarding 70 places :
Also discarding 0 output transitions
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 6 place count 86 transition count 109
Reduce places removed 4 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 82 transition count 107
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 15 place count 80 transition count 106
Discarding 41 places :
Symmetric choice reduction at 3 with 41 rule applications. Total rules 56 place count 39 transition count 59
Iterating global reduction 3 with 41 rules applied. Total rules applied 97 place count 39 transition count 59
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 99 place count 39 transition count 57
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 105 place count 36 transition count 54
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 4 with 5 rules applied. Total rules applied 110 place count 36 transition count 49
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 112 place count 34 transition count 49
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 114 place count 32 transition count 47
Iterating global reduction 5 with 2 rules applied. Total rules applied 116 place count 32 transition count 47
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 118 place count 31 transition count 46
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 119 place count 31 transition count 46
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 120 place count 30 transition count 45
Iterating global reduction 5 with 1 rules applied. Total rules applied 121 place count 30 transition count 45
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 122 place count 30 transition count 44
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 123 place count 30 transition count 43
Applied a total of 123 rules in 12 ms. Remains 30 /330 variables (removed 300) and now considering 43/478 (removed 435) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 30/330 places, 43/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 43 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 76 places and 0 transitions.
Iterating post reduction 0 with 76 rules applied. Total rules applied 76 place count 254 transition count 478
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 103 place count 227 transition count 424
Iterating global reduction 1 with 27 rules applied. Total rules applied 130 place count 227 transition count 424
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 140 place count 227 transition count 414
Applied a total of 140 rules in 6 ms. Remains 227 /330 variables (removed 103) and now considering 414/478 (removed 64) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 227/330 places, 414/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 6 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 6 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 414 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 76 places and 0 transitions.
Iterating post reduction 0 with 76 rules applied. Total rules applied 76 place count 254 transition count 478
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 104 place count 226 transition count 422
Iterating global reduction 1 with 28 rules applied. Total rules applied 132 place count 226 transition count 422
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 144 place count 226 transition count 410
Applied a total of 144 rules in 8 ms. Remains 226 /330 variables (removed 104) and now considering 410/478 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 226/330 places, 410/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 8 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 7 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 410 transitions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 478/478 transitions.
Reduce places removed 68 places and 0 transitions.
Iterating post reduction 0 with 68 rules applied. Total rules applied 68 place count 262 transition count 478
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 89 place count 241 transition count 436
Iterating global reduction 1 with 21 rules applied. Total rules applied 110 place count 241 transition count 436
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 1 with 11 rules applied. Total rules applied 121 place count 241 transition count 425
Applied a total of 121 rules in 7 ms. Remains 241 /330 variables (removed 89) and now considering 425/478 (removed 53) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 241/330 places, 425/478 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 7 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 8 ms
[2023-03-08 13:00:51] [INFO ] Input system was already deterministic with 425 transitions.
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:51] [INFO ] Flatten gal took : 10 ms
[2023-03-08 13:00:51] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 13:00:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 330 places, 478 transitions and 1119 arcs took 2 ms.
Total runtime 3654 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCshifumi-PT-3a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
FORMULA DLCshifumi-PT-3a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678281335382
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 10 (type EXCL) for 9 DLCshifumi-PT-3a-CTLFireability-03
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/257 1/32 DLCshifumi-PT-3a-CTLFireability-03 127771 m, 25554 m/sec, 3557827 t fired, .
Time elapsed: 6 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/257 2/32 DLCshifumi-PT-3a-CTLFireability-03 254423 m, 25330 m/sec, 7076034 t fired, .
Time elapsed: 11 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/257 2/32 DLCshifumi-PT-3a-CTLFireability-03 377078 m, 24531 m/sec, 10598323 t fired, .
Time elapsed: 16 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/257 3/32 DLCshifumi-PT-3a-CTLFireability-03 499786 m, 24541 m/sec, 14071657 t fired, .
Time elapsed: 21 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/257 3/32 DLCshifumi-PT-3a-CTLFireability-03 617755 m, 23593 m/sec, 17471140 t fired, .
Time elapsed: 26 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/257 4/32 DLCshifumi-PT-3a-CTLFireability-03 727311 m, 21911 m/sec, 20805240 t fired, .
Time elapsed: 31 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/257 4/32 DLCshifumi-PT-3a-CTLFireability-03 834800 m, 21497 m/sec, 24116872 t fired, .
Time elapsed: 36 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/257 5/32 DLCshifumi-PT-3a-CTLFireability-03 959374 m, 24914 m/sec, 27630738 t fired, .
Time elapsed: 41 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/257 5/32 DLCshifumi-PT-3a-CTLFireability-03 1085130 m, 25151 m/sec, 31117784 t fired, .
Time elapsed: 46 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/257 6/32 DLCshifumi-PT-3a-CTLFireability-03 1208589 m, 24691 m/sec, 34574951 t fired, .
Time elapsed: 51 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/257 6/32 DLCshifumi-PT-3a-CTLFireability-03 1334157 m, 25113 m/sec, 38061163 t fired, .
Time elapsed: 56 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/257 7/32 DLCshifumi-PT-3a-CTLFireability-03 1451009 m, 23370 m/sec, 41524322 t fired, .
Time elapsed: 61 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/257 7/32 DLCshifumi-PT-3a-CTLFireability-03 1564315 m, 22661 m/sec, 44957411 t fired, .
Time elapsed: 66 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/257 8/32 DLCshifumi-PT-3a-CTLFireability-03 1675463 m, 22229 m/sec, 48348998 t fired, .
Time elapsed: 71 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/257 8/32 DLCshifumi-PT-3a-CTLFireability-03 1804758 m, 25859 m/sec, 51930047 t fired, .
Time elapsed: 76 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/257 9/32 DLCshifumi-PT-3a-CTLFireability-03 1929681 m, 24984 m/sec, 55426168 t fired, .
Time elapsed: 81 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/257 9/32 DLCshifumi-PT-3a-CTLFireability-03 2055284 m, 25120 m/sec, 58908545 t fired, .
Time elapsed: 86 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/257 10/32 DLCshifumi-PT-3a-CTLFireability-03 2184821 m, 25907 m/sec, 62351371 t fired, .
Time elapsed: 91 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/257 10/32 DLCshifumi-PT-3a-CTLFireability-03 2309595 m, 24954 m/sec, 65774255 t fired, .
Time elapsed: 96 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/257 11/32 DLCshifumi-PT-3a-CTLFireability-03 2422022 m, 22485 m/sec, 69144928 t fired, .
Time elapsed: 101 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/257 11/32 DLCshifumi-PT-3a-CTLFireability-03 2547740 m, 25143 m/sec, 72647332 t fired, .
Time elapsed: 106 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 110/257 12/32 DLCshifumi-PT-3a-CTLFireability-03 2675494 m, 25550 m/sec, 76202920 t fired, .
Time elapsed: 111 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 115/257 12/32 DLCshifumi-PT-3a-CTLFireability-03 2801049 m, 25111 m/sec, 79689862 t fired, .
Time elapsed: 116 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 120/257 13/32 DLCshifumi-PT-3a-CTLFireability-03 2920248 m, 23839 m/sec, 83133543 t fired, .
Time elapsed: 121 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 125/257 13/32 DLCshifumi-PT-3a-CTLFireability-03 3028990 m, 21748 m/sec, 86488273 t fired, .
Time elapsed: 126 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 130/257 14/32 DLCshifumi-PT-3a-CTLFireability-03 3135262 m, 21254 m/sec, 89777490 t fired, .
Time elapsed: 131 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 135/257 14/32 DLCshifumi-PT-3a-CTLFireability-03 3242174 m, 21382 m/sec, 93087791 t fired, .
Time elapsed: 136 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 140/257 15/32 DLCshifumi-PT-3a-CTLFireability-03 3362481 m, 24061 m/sec, 96510944 t fired, .
Time elapsed: 141 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 145/257 15/32 DLCshifumi-PT-3a-CTLFireability-03 3495449 m, 26593 m/sec, 100030821 t fired, .
Time elapsed: 146 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 150/257 16/32 DLCshifumi-PT-3a-CTLFireability-03 3629695 m, 26849 m/sec, 103505538 t fired, .
Time elapsed: 151 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 155/257 16/32 DLCshifumi-PT-3a-CTLFireability-03 3755618 m, 25184 m/sec, 106929495 t fired, .
Time elapsed: 156 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 160/257 17/32 DLCshifumi-PT-3a-CTLFireability-03 3885230 m, 25922 m/sec, 110349375 t fired, .
Time elapsed: 161 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 165/257 17/32 DLCshifumi-PT-3a-CTLFireability-03 4011601 m, 25274 m/sec, 113774118 t fired, .
Time elapsed: 166 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 170/257 18/32 DLCshifumi-PT-3a-CTLFireability-03 4138031 m, 25286 m/sec, 117232161 t fired, .
Time elapsed: 171 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 175/257 18/32 DLCshifumi-PT-3a-CTLFireability-03 4264665 m, 25326 m/sec, 120673228 t fired, .
Time elapsed: 176 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 180/257 19/32 DLCshifumi-PT-3a-CTLFireability-03 4388358 m, 24738 m/sec, 124077816 t fired, .
Time elapsed: 181 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 185/257 19/32 DLCshifumi-PT-3a-CTLFireability-03 4516695 m, 25667 m/sec, 127454855 t fired, .
Time elapsed: 186 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 190/257 20/32 DLCshifumi-PT-3a-CTLFireability-03 4633804 m, 23421 m/sec, 130808029 t fired, .
Time elapsed: 191 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 195/257 20/32 DLCshifumi-PT-3a-CTLFireability-03 4747971 m, 22833 m/sec, 134153049 t fired, .
Time elapsed: 196 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 200/257 21/32 DLCshifumi-PT-3a-CTLFireability-03 4872997 m, 25005 m/sec, 137608510 t fired, .
Time elapsed: 201 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 205/257 21/32 DLCshifumi-PT-3a-CTLFireability-03 4994919 m, 24384 m/sec, 140991867 t fired, .
Time elapsed: 206 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 210/257 22/32 DLCshifumi-PT-3a-CTLFireability-03 5121163 m, 25248 m/sec, 144390572 t fired, .
Time elapsed: 211 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 215/257 23/32 DLCshifumi-PT-3a-CTLFireability-03 5243312 m, 24429 m/sec, 147799715 t fired, .
Time elapsed: 216 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 220/257 23/32 DLCshifumi-PT-3a-CTLFireability-03 5367031 m, 24743 m/sec, 151205880 t fired, .
Time elapsed: 221 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 225/257 24/32 DLCshifumi-PT-3a-CTLFireability-03 5491413 m, 24876 m/sec, 154588988 t fired, .
Time elapsed: 226 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 230/257 24/32 DLCshifumi-PT-3a-CTLFireability-03 5617020 m, 25121 m/sec, 157926939 t fired, .
Time elapsed: 231 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 235/257 25/32 DLCshifumi-PT-3a-CTLFireability-03 5733544 m, 23304 m/sec, 161216477 t fired, .
Time elapsed: 236 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 240/257 25/32 DLCshifumi-PT-3a-CTLFireability-03 5847627 m, 22816 m/sec, 164515117 t fired, .
Time elapsed: 241 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 245/257 26/32 DLCshifumi-PT-3a-CTLFireability-03 5966890 m, 23852 m/sec, 167796818 t fired, .
Time elapsed: 246 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 250/257 26/32 DLCshifumi-PT-3a-CTLFireability-03 6075543 m, 21730 m/sec, 171057411 t fired, .
Time elapsed: 251 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 255/257 26/32 DLCshifumi-PT-3a-CTLFireability-03 6181707 m, 21232 m/sec, 174268653 t fired, .
Time elapsed: 256 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 1 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 DLCshifumi-PT-3a-CTLFireability-14
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 10 (type EXCL) for 9 DLCshifumi-PT-3a-CTLFireability-03
lola: time limit : 3339 sec
lola: memory limit: 5 pages
lola: FINISHED task # 40 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-14
lola: result : false
lola: markings : 147
lola: fired transitions : 301
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/256 1/5 DLCshifumi-PT-3a-CTLFireability-03 129455 m, -1210450 m/sec, 3608892 t fired, .
Time elapsed: 266 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/256 2/5 DLCshifumi-PT-3a-CTLFireability-03 254951 m, 25099 m/sec, 7088447 t fired, .
Time elapsed: 271 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/256 2/5 DLCshifumi-PT-3a-CTLFireability-03 375710 m, 24151 m/sec, 10555523 t fired, .
Time elapsed: 276 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/256 3/5 DLCshifumi-PT-3a-CTLFireability-03 497136 m, 24285 m/sec, 13992528 t fired, .
Time elapsed: 281 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/256 3/5 DLCshifumi-PT-3a-CTLFireability-03 615625 m, 23697 m/sec, 17412535 t fired, .
Time elapsed: 286 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/256 4/5 DLCshifumi-PT-3a-CTLFireability-03 727720 m, 22419 m/sec, 20817569 t fired, .
Time elapsed: 291 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/256 4/5 DLCshifumi-PT-3a-CTLFireability-03 836728 m, 21801 m/sec, 24178192 t fired, .
Time elapsed: 296 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/256 5/5 DLCshifumi-PT-3a-CTLFireability-03 962722 m, 25198 m/sec, 27721884 t fired, .
Time elapsed: 301 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/256 5/5 DLCshifumi-PT-3a-CTLFireability-03 1088614 m, 25178 m/sec, 31206460 t fired, .
Time elapsed: 306 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 311 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 36 DLCshifumi-PT-3a-CTLFireability-12
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-12
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DLCshifumi-PT-3a-CTLFireability-11
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/299 1/32 DLCshifumi-PT-3a-CTLFireability-11 101046 m, 20209 m/sec, 2967994 t fired, .
Time elapsed: 316 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/299 1/32 DLCshifumi-PT-3a-CTLFireability-11 202172 m, 20225 m/sec, 5887504 t fired, .
Time elapsed: 321 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/299 2/32 DLCshifumi-PT-3a-CTLFireability-11 303418 m, 20249 m/sec, 8795136 t fired, .
Time elapsed: 326 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/299 2/32 DLCshifumi-PT-3a-CTLFireability-11 399942 m, 19304 m/sec, 11674190 t fired, .
Time elapsed: 331 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/299 3/32 DLCshifumi-PT-3a-CTLFireability-11 498417 m, 19695 m/sec, 14570000 t fired, .
Time elapsed: 336 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/299 3/32 DLCshifumi-PT-3a-CTLFireability-11 596433 m, 19603 m/sec, 17465687 t fired, .
Time elapsed: 341 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/299 3/32 DLCshifumi-PT-3a-CTLFireability-11 689568 m, 18627 m/sec, 20315811 t fired, .
Time elapsed: 346 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/299 4/32 DLCshifumi-PT-3a-CTLFireability-11 782666 m, 18619 m/sec, 23168117 t fired, .
Time elapsed: 351 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/299 4/32 DLCshifumi-PT-3a-CTLFireability-11 881860 m, 19838 m/sec, 26100713 t fired, .
Time elapsed: 356 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/299 5/32 DLCshifumi-PT-3a-CTLFireability-11 980967 m, 19821 m/sec, 29023527 t fired, .
Time elapsed: 361 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/299 5/32 DLCshifumi-PT-3a-CTLFireability-11 1081104 m, 20027 m/sec, 31908690 t fired, .
Time elapsed: 366 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/299 5/32 DLCshifumi-PT-3a-CTLFireability-11 1180281 m, 19835 m/sec, 34768841 t fired, .
Time elapsed: 371 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/299 6/32 DLCshifumi-PT-3a-CTLFireability-11 1278788 m, 19701 m/sec, 37628475 t fired, .
Time elapsed: 376 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/299 6/32 DLCshifumi-PT-3a-CTLFireability-11 1374108 m, 19064 m/sec, 40505043 t fired, .
Time elapsed: 381 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/299 7/32 DLCshifumi-PT-3a-CTLFireability-11 1467883 m, 18755 m/sec, 43352122 t fired, .
Time elapsed: 386 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/299 7/32 DLCshifumi-PT-3a-CTLFireability-11 1561416 m, 18706 m/sec, 46182843 t fired, .
Time elapsed: 391 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/299 7/32 DLCshifumi-PT-3a-CTLFireability-11 1660451 m, 19807 m/sec, 49082695 t fired, .
Time elapsed: 396 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 90/299 8/32 DLCshifumi-PT-3a-CTLFireability-11 1760497 m, 20009 m/sec, 52030317 t fired, .
Time elapsed: 401 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 95/299 8/32 DLCshifumi-PT-3a-CTLFireability-11 1860917 m, 20084 m/sec, 54932548 t fired, .
Time elapsed: 406 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 100/299 9/32 DLCshifumi-PT-3a-CTLFireability-11 1962292 m, 20275 m/sec, 57825931 t fired, .
Time elapsed: 411 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 105/299 9/32 DLCshifumi-PT-3a-CTLFireability-11 2064738 m, 20489 m/sec, 60683769 t fired, .
Time elapsed: 416 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 110/299 10/32 DLCshifumi-PT-3a-CTLFireability-11 2164853 m, 20023 m/sec, 63533269 t fired, .
Time elapsed: 421 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 115/299 10/32 DLCshifumi-PT-3a-CTLFireability-11 2261479 m, 19325 m/sec, 66382875 t fired, .
Time elapsed: 426 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 120/299 10/32 DLCshifumi-PT-3a-CTLFireability-11 2357398 m, 19183 m/sec, 69241681 t fired, .
Time elapsed: 431 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 125/299 11/32 DLCshifumi-PT-3a-CTLFireability-11 2461557 m, 20831 m/sec, 72179873 t fired, .
Time elapsed: 436 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 130/299 11/32 DLCshifumi-PT-3a-CTLFireability-11 2562805 m, 20249 m/sec, 75085766 t fired, .
Time elapsed: 441 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 135/299 12/32 DLCshifumi-PT-3a-CTLFireability-11 2663865 m, 20212 m/sec, 77983749 t fired, .
Time elapsed: 446 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 140/299 12/32 DLCshifumi-PT-3a-CTLFireability-11 2763041 m, 19835 m/sec, 80859902 t fired, .
Time elapsed: 451 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 145/299 13/32 DLCshifumi-PT-3a-CTLFireability-11 2855874 m, 18566 m/sec, 83680791 t fired, .
Time elapsed: 456 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 150/299 13/32 DLCshifumi-PT-3a-CTLFireability-11 2946726 m, 18170 m/sec, 86487294 t fired, .
Time elapsed: 461 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 155/299 13/32 DLCshifumi-PT-3a-CTLFireability-11 3036930 m, 18040 m/sec, 89279534 t fired, .
Time elapsed: 466 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 160/299 14/32 DLCshifumi-PT-3a-CTLFireability-11 3125223 m, 17658 m/sec, 92022634 t fired, .
Time elapsed: 471 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 165/299 14/32 DLCshifumi-PT-3a-CTLFireability-11 3225843 m, 20124 m/sec, 94904654 t fired, .
Time elapsed: 476 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 170/299 14/32 DLCshifumi-PT-3a-CTLFireability-11 3329973 m, 20826 m/sec, 97803964 t fired, .
Time elapsed: 481 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 175/299 15/32 DLCshifumi-PT-3a-CTLFireability-11 3434415 m, 20888 m/sec, 100652277 t fired, .
Time elapsed: 486 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 180/299 15/32 DLCshifumi-PT-3a-CTLFireability-11 3534932 m, 20103 m/sec, 103474047 t fired, .
Time elapsed: 491 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 185/299 16/32 DLCshifumi-PT-3a-CTLFireability-11 3636245 m, 20262 m/sec, 106307973 t fired, .
Time elapsed: 496 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 190/299 16/32 DLCshifumi-PT-3a-CTLFireability-11 3737183 m, 20187 m/sec, 109131375 t fired, .
Time elapsed: 501 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 195/299 17/32 DLCshifumi-PT-3a-CTLFireability-11 3839769 m, 20517 m/sec, 112023818 t fired, .
Time elapsed: 506 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 200/299 17/32 DLCshifumi-PT-3a-CTLFireability-11 3941497 m, 20345 m/sec, 114883454 t fired, .
Time elapsed: 511 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 205/299 17/32 DLCshifumi-PT-3a-CTLFireability-11 4042769 m, 20254 m/sec, 117715870 t fired, .
Time elapsed: 516 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 210/299 18/32 DLCshifumi-PT-3a-CTLFireability-11 4142327 m, 19911 m/sec, 120518825 t fired, .
Time elapsed: 521 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 215/299 18/32 DLCshifumi-PT-3a-CTLFireability-11 4245600 m, 20654 m/sec, 123333064 t fired, .
Time elapsed: 526 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 220/299 19/32 DLCshifumi-PT-3a-CTLFireability-11 4347357 m, 20351 m/sec, 126167618 t fired, .
Time elapsed: 531 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 225/299 19/32 DLCshifumi-PT-3a-CTLFireability-11 4443319 m, 19192 m/sec, 128975249 t fired, .
Time elapsed: 536 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 230/299 20/32 DLCshifumi-PT-3a-CTLFireability-11 4540575 m, 19451 m/sec, 131799472 t fired, .
Time elapsed: 541 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 235/299 20/32 DLCshifumi-PT-3a-CTLFireability-11 4640975 m, 20080 m/sec, 134706795 t fired, .
Time elapsed: 546 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 240/299 20/32 DLCshifumi-PT-3a-CTLFireability-11 4739440 m, 19693 m/sec, 137565610 t fired, .
Time elapsed: 551 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 245/299 21/32 DLCshifumi-PT-3a-CTLFireability-11 4839340 m, 19980 m/sec, 140413312 t fired, .
Time elapsed: 556 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 250/299 21/32 DLCshifumi-PT-3a-CTLFireability-11 4938144 m, 19760 m/sec, 143264953 t fired, .
Time elapsed: 561 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 255/299 22/32 DLCshifumi-PT-3a-CTLFireability-11 5037876 m, 19946 m/sec, 146057704 t fired, .
Time elapsed: 566 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 260/299 22/32 DLCshifumi-PT-3a-CTLFireability-11 5137721 m, 19969 m/sec, 148917741 t fired, .
Time elapsed: 571 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 265/299 23/32 DLCshifumi-PT-3a-CTLFireability-11 5236696 m, 19795 m/sec, 151730172 t fired, .
Time elapsed: 576 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 270/299 23/32 DLCshifumi-PT-3a-CTLFireability-11 5336452 m, 19951 m/sec, 154507518 t fired, .
Time elapsed: 581 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 275/299 23/32 DLCshifumi-PT-3a-CTLFireability-11 5432298 m, 19169 m/sec, 157272285 t fired, .
Time elapsed: 586 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 280/299 24/32 DLCshifumi-PT-3a-CTLFireability-11 5527940 m, 19128 m/sec, 160057042 t fired, .
Time elapsed: 591 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 285/299 24/32 DLCshifumi-PT-3a-CTLFireability-11 5624281 m, 19268 m/sec, 162868690 t fired, .
Time elapsed: 596 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 290/299 25/32 DLCshifumi-PT-3a-CTLFireability-11 5718692 m, 18882 m/sec, 165645742 t fired, .
Time elapsed: 601 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 295/299 25/32 DLCshifumi-PT-3a-CTLFireability-11 5810377 m, 18337 m/sec, 168401806 t fired, .
Time elapsed: 606 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 34 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-11 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 611 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 25 (type EXCL) for 24 DLCshifumi-PT-3a-CTLFireability-08
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 34 (type EXCL) for 33 DLCshifumi-PT-3a-CTLFireability-11
lola: time limit : 2989 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/298 1/32 DLCshifumi-PT-3a-CTLFireability-08 125778 m, 25155 m/sec, 3569582 t fired, .
34 CTL EXCL 4/2989 1/5 DLCshifumi-PT-3a-CTLFireability-11 96109 m, -1142853 m/sec, 2828686 t fired, .
Time elapsed: 616 secs. Pages in use: 27
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/298 2/32 DLCshifumi-PT-3a-CTLFireability-08 255224 m, 25889 m/sec, 7162157 t fired, .
34 CTL EXCL 9/271 1/5 DLCshifumi-PT-3a-CTLFireability-11 198661 m, 20510 m/sec, 5784887 t fired, .
Time elapsed: 621 secs. Pages in use: 28
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/298 2/32 DLCshifumi-PT-3a-CTLFireability-08 378764 m, 24708 m/sec, 10668972 t fired, .
34 CTL EXCL 14/271 2/5 DLCshifumi-PT-3a-CTLFireability-11 299587 m, 20185 m/sec, 8679241 t fired, .
Time elapsed: 626 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/298 3/32 DLCshifumi-PT-3a-CTLFireability-08 501483 m, 24543 m/sec, 14164142 t fired, .
34 CTL EXCL 19/271 2/5 DLCshifumi-PT-3a-CTLFireability-11 394749 m, 19032 m/sec, 11524086 t fired, .
Time elapsed: 631 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/298 3/32 DLCshifumi-PT-3a-CTLFireability-08 620998 m, 23903 m/sec, 17598820 t fired, .
34 CTL EXCL 24/271 3/5 DLCshifumi-PT-3a-CTLFireability-11 492869 m, 19624 m/sec, 14401252 t fired, .
Time elapsed: 636 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 31/298 4/32 DLCshifumi-PT-3a-CTLFireability-08 735556 m, 22911 m/sec, 20986718 t fired, .
34 CTL EXCL 30/271 3/5 DLCshifumi-PT-3a-CTLFireability-11 589720 m, 19370 m/sec, 17264355 t fired, .
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 36/298 4/32 DLCshifumi-PT-3a-CTLFireability-08 855906 m, 24070 m/sec, 24482445 t fired, .
34 CTL EXCL 35/271 3/5 DLCshifumi-PT-3a-CTLFireability-11 684057 m, 18867 m/sec, 20148064 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 41/298 5/32 DLCshifumi-PT-3a-CTLFireability-08 980936 m, 25006 m/sec, 28041698 t fired, .
34 CTL EXCL 40/271 4/5 DLCshifumi-PT-3a-CTLFireability-11 776893 m, 18567 m/sec, 22990698 t fired, .
Time elapsed: 652 secs. Pages in use: 34
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 46/298 5/32 DLCshifumi-PT-3a-CTLFireability-08 1106538 m, 25120 m/sec, 31565783 t fired, .
34 CTL EXCL 45/271 4/5 DLCshifumi-PT-3a-CTLFireability-11 874876 m, 19596 m/sec, 25893224 t fired, .
Time elapsed: 657 secs. Pages in use: 34
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 51/298 6/32 DLCshifumi-PT-3a-CTLFireability-08 1232414 m, 25175 m/sec, 35058576 t fired, .
34 CTL EXCL 50/271 5/5 DLCshifumi-PT-3a-CTLFireability-11 972517 m, 19528 m/sec, 28780849 t fired, .
Time elapsed: 662 secs. Pages in use: 36
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 56/298 6/32 DLCshifumi-PT-3a-CTLFireability-08 1349558 m, 23428 m/sec, 38412768 t fired, .
34 CTL EXCL 55/271 5/5 DLCshifumi-PT-3a-CTLFireability-11 1069001 m, 19296 m/sec, 31555127 t fired, .
Time elapsed: 667 secs. Pages in use: 36
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 61/298 7/32 DLCshifumi-PT-3a-CTLFireability-08 1455770 m, 21242 m/sec, 41539614 t fired, .
34 CTL EXCL 60/271 5/5 DLCshifumi-PT-3a-CTLFireability-11 1157494 m, 17698 m/sec, 34118693 t fired, .
Time elapsed: 672 secs. Pages in use: 37
# running tasks: 2 of 4 Visible: 14
lola: CANCELED task # 34 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 66/298 7/32 DLCshifumi-PT-3a-CTLFireability-08 1571242 m, 23094 m/sec, 44914544 t fired, .
Time elapsed: 677 secs. Pages in use: 37
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 71/298 8/32 DLCshifumi-PT-3a-CTLFireability-08 1696112 m, 24974 m/sec, 48409241 t fired, .
Time elapsed: 682 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 76/298 8/32 DLCshifumi-PT-3a-CTLFireability-08 1835558 m, 27889 m/sec, 52365355 t fired, .
Time elapsed: 687 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 81/298 9/32 DLCshifumi-PT-3a-CTLFireability-08 1961981 m, 25284 m/sec, 55855691 t fired, .
Time elapsed: 692 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 86/298 9/32 DLCshifumi-PT-3a-CTLFireability-08 2091604 m, 25924 m/sec, 59356887 t fired, .
Time elapsed: 697 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 91/298 10/32 DLCshifumi-PT-3a-CTLFireability-08 2214887 m, 24656 m/sec, 62782321 t fired, .
Time elapsed: 702 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 96/298 10/32 DLCshifumi-PT-3a-CTLFireability-08 2333938 m, 23810 m/sec, 66217886 t fired, .
Time elapsed: 707 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 101/298 11/32 DLCshifumi-PT-3a-CTLFireability-08 2462820 m, 25776 m/sec, 69754405 t fired, .
Time elapsed: 712 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 106/298 11/32 DLCshifumi-PT-3a-CTLFireability-08 2590458 m, 25527 m/sec, 73327552 t fired, .
Time elapsed: 717 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 111/298 12/32 DLCshifumi-PT-3a-CTLFireability-08 2720007 m, 25909 m/sec, 76883824 t fired, .
Time elapsed: 722 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 116/298 12/32 DLCshifumi-PT-3a-CTLFireability-08 2837118 m, 23422 m/sec, 80264746 t fired, .
Time elapsed: 727 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 122/298 13/32 DLCshifumi-PT-3a-CTLFireability-08 2946933 m, 21963 m/sec, 83546803 t fired, .
Time elapsed: 733 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 127/298 13/32 DLCshifumi-PT-3a-CTLFireability-08 3005556 m, 11724 m/sec, 85312050 t fired, .
Time elapsed: 738 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 132/298 13/32 DLCshifumi-PT-3a-CTLFireability-08 3032452 m, 5379 m/sec, 86112802 t fired, .
Time elapsed: 743 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 137/298 13/32 DLCshifumi-PT-3a-CTLFireability-08 3085130 m, 10535 m/sec, 87682460 t fired, .
Time elapsed: 748 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 142/298 14/32 DLCshifumi-PT-3a-CTLFireability-08 3195146 m, 22003 m/sec, 90860933 t fired, .
Time elapsed: 753 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 147/298 14/32 DLCshifumi-PT-3a-CTLFireability-08 3319641 m, 24899 m/sec, 94213689 t fired, .
Time elapsed: 758 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 152/298 15/32 DLCshifumi-PT-3a-CTLFireability-08 3447602 m, 25592 m/sec, 97565908 t fired, .
Time elapsed: 763 secs. Pages in use: 40
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 157/298 16/32 DLCshifumi-PT-3a-CTLFireability-08 3575034 m, 25486 m/sec, 100997723 t fired, .
Time elapsed: 768 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 162/298 16/32 DLCshifumi-PT-3a-CTLFireability-08 3701044 m, 25202 m/sec, 104394957 t fired, .
Time elapsed: 773 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 167/298 17/32 DLCshifumi-PT-3a-CTLFireability-08 3824979 m, 24787 m/sec, 107766482 t fired, .
Time elapsed: 778 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 172/298 17/32 DLCshifumi-PT-3a-CTLFireability-08 3950227 m, 25049 m/sec, 111187900 t fired, .
Time elapsed: 783 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 177/298 18/32 DLCshifumi-PT-3a-CTLFireability-08 4062071 m, 22368 m/sec, 114181291 t fired, .
Time elapsed: 788 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 182/298 18/32 DLCshifumi-PT-3a-CTLFireability-08 4183793 m, 24344 m/sec, 117468391 t fired, .
Time elapsed: 793 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 187/298 19/32 DLCshifumi-PT-3a-CTLFireability-08 4308535 m, 24948 m/sec, 120761318 t fired, .
Time elapsed: 798 secs. Pages in use: 44
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 192/298 19/32 DLCshifumi-PT-3a-CTLFireability-08 4424057 m, 23104 m/sec, 123987103 t fired, .
Time elapsed: 803 secs. Pages in use: 44
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 197/298 20/32 DLCshifumi-PT-3a-CTLFireability-08 4539320 m, 23052 m/sec, 127225682 t fired, .
Time elapsed: 808 secs. Pages in use: 45
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 202/298 20/32 DLCshifumi-PT-3a-CTLFireability-08 4658789 m, 23893 m/sec, 130582800 t fired, .
Time elapsed: 813 secs. Pages in use: 45
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 207/298 21/32 DLCshifumi-PT-3a-CTLFireability-08 4777882 m, 23818 m/sec, 133906622 t fired, .
Time elapsed: 818 secs. Pages in use: 46
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 212/298 21/32 DLCshifumi-PT-3a-CTLFireability-08 4899146 m, 24252 m/sec, 137225242 t fired, .
Time elapsed: 823 secs. Pages in use: 46
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 217/298 22/32 DLCshifumi-PT-3a-CTLFireability-08 5020715 m, 24313 m/sec, 140535968 t fired, .
Time elapsed: 828 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 222/298 22/32 DLCshifumi-PT-3a-CTLFireability-08 5140012 m, 23859 m/sec, 143844709 t fired, .
Time elapsed: 833 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 227/298 23/32 DLCshifumi-PT-3a-CTLFireability-08 5262662 m, 24530 m/sec, 147195367 t fired, .
Time elapsed: 838 secs. Pages in use: 48
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 232/298 23/32 DLCshifumi-PT-3a-CTLFireability-08 5384742 m, 24416 m/sec, 150529008 t fired, .
Time elapsed: 843 secs. Pages in use: 48
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 237/298 24/32 DLCshifumi-PT-3a-CTLFireability-08 5503246 m, 23700 m/sec, 153810767 t fired, .
Time elapsed: 848 secs. Pages in use: 49
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 242/298 24/32 DLCshifumi-PT-3a-CTLFireability-08 5616207 m, 22592 m/sec, 157026551 t fired, .
Time elapsed: 853 secs. Pages in use: 49
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 247/298 25/32 DLCshifumi-PT-3a-CTLFireability-08 5729052 m, 22569 m/sec, 160228360 t fired, .
Time elapsed: 858 secs. Pages in use: 50
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 252/298 25/32 DLCshifumi-PT-3a-CTLFireability-08 5839556 m, 22100 m/sec, 163439486 t fired, .
Time elapsed: 863 secs. Pages in use: 50
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 257/298 26/32 DLCshifumi-PT-3a-CTLFireability-08 5951757 m, 22440 m/sec, 166604804 t fired, .
Time elapsed: 868 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 262/298 26/32 DLCshifumi-PT-3a-CTLFireability-08 5993561 m, 8360 m/sec, 167757262 t fired, .
Time elapsed: 873 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 271/298 26/32 DLCshifumi-PT-3a-CTLFireability-08 6011610 m, 3609 m/sec, 168270416 t fired, .
Time elapsed: 882 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 14
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 472 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-3a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCshifumi-PT-3a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478800810"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-3a.tgz
mv DLCshifumi-PT-3a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;