Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478800802.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCshifumi-PT-2b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478800802
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 6.9K Feb 26 07:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 26 07:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 26 07:51 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 26 07:51 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Feb 26 07:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 197K Feb 26 07:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.1K Feb 26 07:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 26K Feb 26 07:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 729K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678280078951

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCshifumi-PT-2b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 12:54:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 12:54:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 12:54:40] [INFO ] Load time of PNML (sax parser for PT used): 124 ms
[2023-03-08 12:54:40] [INFO ] Transformed 2483 places.
[2023-03-08 12:54:40] [INFO ] Transformed 3183 transitions.
[2023-03-08 12:54:40] [INFO ] Found NUPN structural information;
[2023-03-08 12:54:40] [INFO ] Parsed PT model containing 2483 places and 3183 transitions and 7756 arcs in 211 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 116 out of 2483 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2483/2483 places, 3183/3183 transitions.
Discarding 373 places :
Symmetric choice reduction at 0 with 373 rule applications. Total rules 373 place count 2110 transition count 2810
Iterating global reduction 0 with 373 rules applied. Total rules applied 746 place count 2110 transition count 2810
Discarding 291 places :
Symmetric choice reduction at 0 with 291 rule applications. Total rules 1037 place count 1819 transition count 2519
Iterating global reduction 0 with 291 rules applied. Total rules applied 1328 place count 1819 transition count 2519
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1329 place count 1819 transition count 2518
Discarding 92 places :
Symmetric choice reduction at 1 with 92 rule applications. Total rules 1421 place count 1727 transition count 2416
Iterating global reduction 1 with 92 rules applied. Total rules applied 1513 place count 1727 transition count 2416
Discarding 85 places :
Symmetric choice reduction at 1 with 85 rule applications. Total rules 1598 place count 1642 transition count 2331
Iterating global reduction 1 with 85 rules applied. Total rules applied 1683 place count 1642 transition count 2331
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 1692 place count 1642 transition count 2322
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 1730 place count 1604 transition count 2284
Iterating global reduction 2 with 38 rules applied. Total rules applied 1768 place count 1604 transition count 2284
Discarding 36 places :
Symmetric choice reduction at 2 with 36 rule applications. Total rules 1804 place count 1568 transition count 2248
Iterating global reduction 2 with 36 rules applied. Total rules applied 1840 place count 1568 transition count 2248
Discarding 36 places :
Symmetric choice reduction at 2 with 36 rule applications. Total rules 1876 place count 1532 transition count 2212
Iterating global reduction 2 with 36 rules applied. Total rules applied 1912 place count 1532 transition count 2212
Discarding 29 places :
Symmetric choice reduction at 2 with 29 rule applications. Total rules 1941 place count 1503 transition count 2183
Iterating global reduction 2 with 29 rules applied. Total rules applied 1970 place count 1503 transition count 2183
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 1986 place count 1487 transition count 2167
Iterating global reduction 2 with 16 rules applied. Total rules applied 2002 place count 1487 transition count 2167
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 2018 place count 1471 transition count 2151
Iterating global reduction 2 with 16 rules applied. Total rules applied 2034 place count 1471 transition count 2151
Applied a total of 2034 rules in 1023 ms. Remains 1471 /2483 variables (removed 1012) and now considering 2151/3183 (removed 1032) transitions.
// Phase 1: matrix 2151 rows 1471 cols
[2023-03-08 12:54:41] [INFO ] Computed 79 place invariants in 43 ms
[2023-03-08 12:54:42] [INFO ] Implicit Places using invariants in 547 ms returned []
[2023-03-08 12:54:42] [INFO ] Invariant cache hit.
[2023-03-08 12:54:42] [INFO ] Implicit Places using invariants and state equation in 613 ms returned []
Implicit Place search using SMT with State Equation took 1186 ms to find 0 implicit places.
[2023-03-08 12:54:42] [INFO ] Invariant cache hit.
[2023-03-08 12:54:43] [INFO ] Dead Transitions using invariants and state equation in 862 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1471/2483 places, 2151/3183 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3073 ms. Remains : 1471/2483 places, 2151/3183 transitions.
Support contains 116 out of 1471 places after structural reductions.
[2023-03-08 12:54:44] [INFO ] Flatten gal took : 134 ms
[2023-03-08 12:54:44] [INFO ] Flatten gal took : 78 ms
[2023-03-08 12:54:44] [INFO ] Input system was already deterministic with 2151 transitions.
Support contains 114 out of 1471 places (down from 116) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 487 ms. (steps per millisecond=20 ) properties (out of 67) seen :50
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 17) seen :0
Running SMT prover for 17 properties.
[2023-03-08 12:54:44] [INFO ] Invariant cache hit.
[2023-03-08 12:54:45] [INFO ] After 615ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:17
[2023-03-08 12:54:46] [INFO ] [Nat]Absence check using 79 positive place invariants in 34 ms returned sat
[2023-03-08 12:54:48] [INFO ] After 1563ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :17
[2023-03-08 12:54:49] [INFO ] After 3307ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :17
Attempting to minimize the solution found.
Minimization took 936 ms.
[2023-03-08 12:54:50] [INFO ] After 5298ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :17
Fused 17 Parikh solutions to 14 different solutions.
Parikh walk visited 15 properties in 459 ms.
Support contains 6 out of 1471 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1406 edges and 1471 vertex of which 323 / 1471 are part of one of the 23 SCC in 6 ms
Free SCC test removed 300 places
Drop transitions removed 342 transitions
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 358 transitions.
Drop transitions removed 382 transitions
Trivial Post-agglo rules discarded 382 transitions
Performed 382 trivial Post agglomeration. Transition count delta: 382
Iterating post reduction 0 with 382 rules applied. Total rules applied 383 place count 1171 transition count 1411
Reduce places removed 382 places and 0 transitions.
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 1 with 438 rules applied. Total rules applied 821 place count 789 transition count 1355
Reduce places removed 35 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 39 rules applied. Total rules applied 860 place count 754 transition count 1351
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 863 place count 752 transition count 1350
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 3 rules applied. Total rules applied 866 place count 751 transition count 1348
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 867 place count 750 transition count 1348
Performed 111 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 111 Pre rules applied. Total rules applied 867 place count 750 transition count 1237
Deduced a syphon composed of 111 places in 2 ms
Reduce places removed 111 places and 0 transitions.
Iterating global reduction 6 with 222 rules applied. Total rules applied 1089 place count 639 transition count 1237
Discarding 59 places :
Symmetric choice reduction at 6 with 59 rule applications. Total rules 1148 place count 580 transition count 1033
Iterating global reduction 6 with 59 rules applied. Total rules applied 1207 place count 580 transition count 1033
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 6 with 10 rules applied. Total rules applied 1217 place count 580 transition count 1023
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 6 Pre rules applied. Total rules applied 1217 place count 580 transition count 1017
Deduced a syphon composed of 6 places in 5 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 7 with 12 rules applied. Total rules applied 1229 place count 574 transition count 1017
Discarding 3 places :
Symmetric choice reduction at 7 with 3 rule applications. Total rules 1232 place count 571 transition count 1011
Iterating global reduction 7 with 3 rules applied. Total rules applied 1235 place count 571 transition count 1011
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 7 with 3 rules applied. Total rules applied 1238 place count 571 transition count 1008
Performed 198 Post agglomeration using F-continuation condition with reduction of 3 identical transitions.
Deduced a syphon composed of 198 places in 0 ms
Reduce places removed 198 places and 0 transitions.
Iterating global reduction 8 with 396 rules applied. Total rules applied 1634 place count 373 transition count 807
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 8 with 4 rules applied. Total rules applied 1638 place count 373 transition count 803
Renaming transitions due to excessive name length > 1024 char.
Discarding 21 places :
Symmetric choice reduction at 9 with 21 rule applications. Total rules 1659 place count 352 transition count 705
Iterating global reduction 9 with 21 rules applied. Total rules applied 1680 place count 352 transition count 705
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 9 with 20 rules applied. Total rules applied 1700 place count 352 transition count 685
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 10 with 4 rules applied. Total rules applied 1704 place count 350 transition count 683
Performed 50 Post agglomeration using F-continuation condition with reduction of 30 identical transitions.
Deduced a syphon composed of 50 places in 1 ms
Reduce places removed 50 places and 0 transitions.
Iterating global reduction 10 with 100 rules applied. Total rules applied 1804 place count 300 transition count 752
Drop transitions removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 10 with 10 rules applied. Total rules applied 1814 place count 300 transition count 742
Discarding 15 places :
Symmetric choice reduction at 11 with 15 rule applications. Total rules 1829 place count 285 transition count 679
Iterating global reduction 11 with 15 rules applied. Total rules applied 1844 place count 285 transition count 679
Ensure Unique test removed 31 transitions
Reduce isomorphic transitions removed 31 transitions.
Iterating post reduction 11 with 31 rules applied. Total rules applied 1875 place count 285 transition count 648
Drop transitions removed 29 transitions
Redundant transition composition rules discarded 29 transitions
Iterating global reduction 12 with 29 rules applied. Total rules applied 1904 place count 285 transition count 619
Discarding 4 places :
Symmetric choice reduction at 12 with 4 rule applications. Total rules 1908 place count 281 transition count 615
Iterating global reduction 12 with 4 rules applied. Total rules applied 1912 place count 281 transition count 615
Discarding 4 places :
Symmetric choice reduction at 12 with 4 rule applications. Total rules 1916 place count 277 transition count 549
Iterating global reduction 12 with 4 rules applied. Total rules applied 1920 place count 277 transition count 549
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 12 with 4 rules applied. Total rules applied 1924 place count 277 transition count 545
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 13 with 4 rules applied. Total rules applied 1928 place count 275 transition count 543
Discarding 2 places :
Symmetric choice reduction at 13 with 2 rule applications. Total rules 1930 place count 273 transition count 510
Iterating global reduction 13 with 2 rules applied. Total rules applied 1932 place count 273 transition count 510
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 1934 place count 273 transition count 508
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 14 with 8 rules applied. Total rules applied 1942 place count 269 transition count 537
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 14 with 6 rules applied. Total rules applied 1948 place count 269 transition count 531
Drop transitions removed 23 transitions
Redundant transition composition rules discarded 23 transitions
Iterating global reduction 15 with 23 rules applied. Total rules applied 1971 place count 269 transition count 508
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 15 with 8 rules applied. Total rules applied 1979 place count 265 transition count 537
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 15 with 6 rules applied. Total rules applied 1985 place count 265 transition count 531
Drop transitions removed 23 transitions
Redundant transition composition rules discarded 23 transitions
Iterating global reduction 16 with 23 rules applied. Total rules applied 2008 place count 265 transition count 508
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -30
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 16 with 8 rules applied. Total rules applied 2016 place count 261 transition count 538
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 16 with 6 rules applied. Total rules applied 2022 place count 261 transition count 532
Drop transitions removed 23 transitions
Redundant transition composition rules discarded 23 transitions
Iterating global reduction 17 with 23 rules applied. Total rules applied 2045 place count 261 transition count 509
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 17 with 8 rules applied. Total rules applied 2053 place count 257 transition count 538
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 17 with 6 rules applied. Total rules applied 2059 place count 257 transition count 532
Drop transitions removed 23 transitions
Redundant transition composition rules discarded 23 transitions
Iterating global reduction 18 with 23 rules applied. Total rules applied 2082 place count 257 transition count 509
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 18 with 8 rules applied. Total rules applied 2090 place count 253 transition count 537
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 18 with 5 rules applied. Total rules applied 2095 place count 253 transition count 532
Drop transitions removed 23 transitions
Redundant transition composition rules discarded 23 transitions
Iterating global reduction 19 with 23 rules applied. Total rules applied 2118 place count 253 transition count 509
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 19 with 8 rules applied. Total rules applied 2126 place count 249 transition count 538
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 19 with 5 rules applied. Total rules applied 2131 place count 249 transition count 533
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 20 with 20 rules applied. Total rules applied 2151 place count 249 transition count 513
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 20 with 6 rules applied. Total rules applied 2157 place count 246 transition count 537
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 20 with 4 rules applied. Total rules applied 2161 place count 246 transition count 533
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 21 with 20 rules applied. Total rules applied 2181 place count 246 transition count 513
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 21 with 6 rules applied. Total rules applied 2187 place count 243 transition count 536
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 21 with 5 rules applied. Total rules applied 2192 place count 243 transition count 531
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 22 with 18 rules applied. Total rules applied 2210 place count 243 transition count 513
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 22 with 6 rules applied. Total rules applied 2216 place count 240 transition count 536
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 22 with 4 rules applied. Total rules applied 2220 place count 240 transition count 532
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 23 with 19 rules applied. Total rules applied 2239 place count 240 transition count 513
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 23 with 6 rules applied. Total rules applied 2245 place count 237 transition count 536
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 23 with 5 rules applied. Total rules applied 2250 place count 237 transition count 531
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 24 with 18 rules applied. Total rules applied 2268 place count 237 transition count 513
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 24 with 6 rules applied. Total rules applied 2274 place count 234 transition count 537
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 24 with 4 rules applied. Total rules applied 2278 place count 234 transition count 533
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 25 with 19 rules applied. Total rules applied 2297 place count 234 transition count 514
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 25 with 6 rules applied. Total rules applied 2303 place count 231 transition count 537
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 25 with 5 rules applied. Total rules applied 2308 place count 231 transition count 532
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 26 with 18 rules applied. Total rules applied 2326 place count 231 transition count 514
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 26 with 6 rules applied. Total rules applied 2332 place count 228 transition count 537
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 26 with 4 rules applied. Total rules applied 2336 place count 228 transition count 533
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 27 with 19 rules applied. Total rules applied 2355 place count 228 transition count 514
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 27 with 6 rules applied. Total rules applied 2361 place count 225 transition count 537
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 27 with 5 rules applied. Total rules applied 2366 place count 225 transition count 532
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 28 with 18 rules applied. Total rules applied 2384 place count 225 transition count 514
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -22
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 28 with 6 rules applied. Total rules applied 2390 place count 222 transition count 536
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 28 with 2 rules applied. Total rules applied 2392 place count 222 transition count 534
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 29 with 10 rules applied. Total rules applied 2402 place count 222 transition count 524
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 2404 place count 221 transition count 535
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 2406 place count 221 transition count 533
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 30 with 9 rules applied. Total rules applied 2415 place count 221 transition count 524
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 2417 place count 220 transition count 535
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 30 with 1 rules applied. Total rules applied 2418 place count 220 transition count 534
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 31 with 10 rules applied. Total rules applied 2428 place count 220 transition count 524
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 2430 place count 219 transition count 535
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 2432 place count 219 transition count 533
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 32 with 9 rules applied. Total rules applied 2441 place count 219 transition count 524
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -11
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 2443 place count 218 transition count 535
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 32 with 1 rules applied. Total rules applied 2444 place count 218 transition count 534
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 33 with 10 rules applied. Total rules applied 2454 place count 218 transition count 524
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -9
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 2456 place count 217 transition count 533
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 33 with 1 rules applied. Total rules applied 2457 place count 217 transition count 532
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 34 with 9 rules applied. Total rules applied 2466 place count 217 transition count 523
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -10
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 2468 place count 216 transition count 533
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 34 with 1 rules applied. Total rules applied 2469 place count 216 transition count 532
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 35 with 10 rules applied. Total rules applied 2479 place count 216 transition count 522
Free-agglomeration rule applied 50 times.
Iterating global reduction 35 with 50 rules applied. Total rules applied 2529 place count 216 transition count 472
Reduce places removed 50 places and 0 transitions.
Drop transitions removed 153 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 157 transitions.
Graph (complete) has 483 edges and 166 vertex of which 156 are kept as prefixes of interest. Removing 10 places using SCC suffix rule.0 ms
Discarding 10 places :
Also discarding 10 output transitions
Drop transitions removed 10 transitions
Iterating post reduction 35 with 208 rules applied. Total rules applied 2737 place count 156 transition count 305
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 36 with 6 rules applied. Total rules applied 2743 place count 156 transition count 299
Drop transitions removed 32 transitions
Redundant transition composition rules discarded 32 transitions
Iterating global reduction 37 with 32 rules applied. Total rules applied 2775 place count 156 transition count 267
Applied a total of 2775 rules in 598 ms. Remains 156 /1471 variables (removed 1315) and now considering 267/2151 (removed 1884) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 598 ms. Remains : 156/1471 places, 267/2151 transitions.
Finished random walk after 2590 steps, including 0 resets, run visited all 2 properties in 31 ms. (steps per millisecond=83 )
[2023-03-08 12:54:51] [INFO ] Flatten gal took : 59 ms
[2023-03-08 12:54:52] [INFO ] Flatten gal took : 64 ms
[2023-03-08 12:54:52] [INFO ] Input system was already deterministic with 2151 transitions.
Computed a total of 182 stabilizing places and 182 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Discarding 52 places :
Symmetric choice reduction at 0 with 52 rule applications. Total rules 52 place count 1419 transition count 2067
Iterating global reduction 0 with 52 rules applied. Total rules applied 104 place count 1419 transition count 2067
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 105 place count 1419 transition count 2066
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 139 place count 1385 transition count 2030
Iterating global reduction 1 with 34 rules applied. Total rules applied 173 place count 1385 transition count 2030
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 176 place count 1385 transition count 2027
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 198 place count 1363 transition count 2004
Iterating global reduction 2 with 22 rules applied. Total rules applied 220 place count 1363 transition count 2004
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 222 place count 1363 transition count 2002
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 235 place count 1350 transition count 1989
Iterating global reduction 3 with 13 rules applied. Total rules applied 248 place count 1350 transition count 1989
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 249 place count 1350 transition count 1988
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 259 place count 1340 transition count 1978
Iterating global reduction 4 with 10 rules applied. Total rules applied 269 place count 1340 transition count 1978
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 278 place count 1331 transition count 1969
Iterating global reduction 4 with 9 rules applied. Total rules applied 287 place count 1331 transition count 1969
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 294 place count 1324 transition count 1962
Iterating global reduction 4 with 7 rules applied. Total rules applied 301 place count 1324 transition count 1962
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 308 place count 1317 transition count 1955
Iterating global reduction 4 with 7 rules applied. Total rules applied 315 place count 1317 transition count 1955
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 318 place count 1314 transition count 1952
Iterating global reduction 4 with 3 rules applied. Total rules applied 321 place count 1314 transition count 1952
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 324 place count 1311 transition count 1949
Iterating global reduction 4 with 3 rules applied. Total rules applied 327 place count 1311 transition count 1949
Applied a total of 327 rules in 365 ms. Remains 1311 /1471 variables (removed 160) and now considering 1949/2151 (removed 202) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 365 ms. Remains : 1311/1471 places, 1949/2151 transitions.
[2023-03-08 12:54:52] [INFO ] Flatten gal took : 43 ms
[2023-03-08 12:54:52] [INFO ] Flatten gal took : 45 ms
[2023-03-08 12:54:52] [INFO ] Input system was already deterministic with 1949 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Discarding 49 places :
Symmetric choice reduction at 0 with 49 rule applications. Total rules 49 place count 1422 transition count 2070
Iterating global reduction 0 with 49 rules applied. Total rules applied 98 place count 1422 transition count 2070
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 99 place count 1422 transition count 2069
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 132 place count 1389 transition count 2035
Iterating global reduction 1 with 33 rules applied. Total rules applied 165 place count 1389 transition count 2035
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 168 place count 1389 transition count 2032
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 189 place count 1368 transition count 2010
Iterating global reduction 2 with 21 rules applied. Total rules applied 210 place count 1368 transition count 2010
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 211 place count 1368 transition count 2009
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 224 place count 1355 transition count 1996
Iterating global reduction 3 with 13 rules applied. Total rules applied 237 place count 1355 transition count 1996
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 238 place count 1355 transition count 1995
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 248 place count 1345 transition count 1985
Iterating global reduction 4 with 10 rules applied. Total rules applied 258 place count 1345 transition count 1985
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 267 place count 1336 transition count 1976
Iterating global reduction 4 with 9 rules applied. Total rules applied 276 place count 1336 transition count 1976
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 283 place count 1329 transition count 1969
Iterating global reduction 4 with 7 rules applied. Total rules applied 290 place count 1329 transition count 1969
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 297 place count 1322 transition count 1962
Iterating global reduction 4 with 7 rules applied. Total rules applied 304 place count 1322 transition count 1962
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 307 place count 1319 transition count 1959
Iterating global reduction 4 with 3 rules applied. Total rules applied 310 place count 1319 transition count 1959
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 313 place count 1316 transition count 1956
Iterating global reduction 4 with 3 rules applied. Total rules applied 316 place count 1316 transition count 1956
Applied a total of 316 rules in 354 ms. Remains 1316 /1471 variables (removed 155) and now considering 1956/2151 (removed 195) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 354 ms. Remains : 1316/1471 places, 1956/2151 transitions.
[2023-03-08 12:54:53] [INFO ] Flatten gal took : 41 ms
[2023-03-08 12:54:53] [INFO ] Flatten gal took : 61 ms
[2023-03-08 12:54:53] [INFO ] Input system was already deterministic with 1956 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 50 place count 1421 transition count 2069
Iterating global reduction 0 with 50 rules applied. Total rules applied 100 place count 1421 transition count 2069
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 101 place count 1421 transition count 2068
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 133 place count 1389 transition count 2034
Iterating global reduction 1 with 32 rules applied. Total rules applied 165 place count 1389 transition count 2034
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 168 place count 1389 transition count 2031
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 189 place count 1368 transition count 2009
Iterating global reduction 2 with 21 rules applied. Total rules applied 210 place count 1368 transition count 2009
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 212 place count 1368 transition count 2007
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 225 place count 1355 transition count 1994
Iterating global reduction 3 with 13 rules applied. Total rules applied 238 place count 1355 transition count 1994
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 239 place count 1355 transition count 1993
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 249 place count 1345 transition count 1983
Iterating global reduction 4 with 10 rules applied. Total rules applied 259 place count 1345 transition count 1983
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 268 place count 1336 transition count 1974
Iterating global reduction 4 with 9 rules applied. Total rules applied 277 place count 1336 transition count 1974
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 284 place count 1329 transition count 1967
Iterating global reduction 4 with 7 rules applied. Total rules applied 291 place count 1329 transition count 1967
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 298 place count 1322 transition count 1960
Iterating global reduction 4 with 7 rules applied. Total rules applied 305 place count 1322 transition count 1960
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 308 place count 1319 transition count 1957
Iterating global reduction 4 with 3 rules applied. Total rules applied 311 place count 1319 transition count 1957
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 314 place count 1316 transition count 1954
Iterating global reduction 4 with 3 rules applied. Total rules applied 317 place count 1316 transition count 1954
Applied a total of 317 rules in 364 ms. Remains 1316 /1471 variables (removed 155) and now considering 1954/2151 (removed 197) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 365 ms. Remains : 1316/1471 places, 1954/2151 transitions.
[2023-03-08 12:54:53] [INFO ] Flatten gal took : 46 ms
[2023-03-08 12:54:53] [INFO ] Flatten gal took : 43 ms
[2023-03-08 12:54:53] [INFO ] Input system was already deterministic with 1954 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1406 edges and 1471 vertex of which 308 / 1471 are part of one of the 22 SCC in 2 ms
Free SCC test removed 286 places
Ensure Unique test removed 319 transitions
Reduce isomorphic transitions removed 319 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 388 transitions
Trivial Post-agglo rules discarded 388 transitions
Performed 388 trivial Post agglomeration. Transition count delta: 388
Iterating post reduction 0 with 388 rules applied. Total rules applied 389 place count 1184 transition count 1443
Reduce places removed 388 places and 0 transitions.
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 1 with 450 rules applied. Total rules applied 839 place count 796 transition count 1381
Reduce places removed 39 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 43 rules applied. Total rules applied 882 place count 757 transition count 1377
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 885 place count 755 transition count 1376
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 886 place count 754 transition count 1376
Performed 114 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 114 Pre rules applied. Total rules applied 886 place count 754 transition count 1262
Deduced a syphon composed of 114 places in 2 ms
Reduce places removed 114 places and 0 transitions.
Iterating global reduction 5 with 228 rules applied. Total rules applied 1114 place count 640 transition count 1262
Discarding 57 places :
Symmetric choice reduction at 5 with 57 rule applications. Total rules 1171 place count 583 transition count 1060
Iterating global reduction 5 with 57 rules applied. Total rules applied 1228 place count 583 transition count 1060
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 5 with 10 rules applied. Total rules applied 1238 place count 583 transition count 1050
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 8 Pre rules applied. Total rules applied 1238 place count 583 transition count 1042
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 6 with 16 rules applied. Total rules applied 1254 place count 575 transition count 1042
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 1258 place count 571 transition count 1020
Iterating global reduction 6 with 4 rules applied. Total rules applied 1262 place count 571 transition count 1020
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 6 with 4 rules applied. Total rules applied 1266 place count 571 transition count 1016
Performed 189 Post agglomeration using F-continuation condition.Transition count delta: 189
Deduced a syphon composed of 189 places in 0 ms
Reduce places removed 189 places and 0 transitions.
Iterating global reduction 7 with 378 rules applied. Total rules applied 1644 place count 382 transition count 827
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 4 rules applied. Total rules applied 1648 place count 382 transition count 823
Discarding 20 places :
Symmetric choice reduction at 8 with 20 rule applications. Total rules 1668 place count 362 transition count 727
Iterating global reduction 8 with 20 rules applied. Total rules applied 1688 place count 362 transition count 727
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 8 with 19 rules applied. Total rules applied 1707 place count 362 transition count 708
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 9 with 8 rules applied. Total rules applied 1715 place count 358 transition count 704
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 9 with 5 rules applied. Total rules applied 1720 place count 358 transition count 699
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 9 with 3 rules applied. Total rules applied 1723 place count 358 transition count 696
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 10 with 3 rules applied. Total rules applied 1726 place count 355 transition count 696
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 1728 place count 353 transition count 694
Applied a total of 1728 rules in 140 ms. Remains 353 /1471 variables (removed 1118) and now considering 694/2151 (removed 1457) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 141 ms. Remains : 353/1471 places, 694/2151 transitions.
[2023-03-08 12:54:54] [INFO ] Flatten gal took : 16 ms
[2023-03-08 12:54:54] [INFO ] Flatten gal took : 15 ms
[2023-03-08 12:54:54] [INFO ] Input system was already deterministic with 694 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1401 edges and 1471 vertex of which 323 / 1471 are part of one of the 23 SCC in 1 ms
Free SCC test removed 300 places
Ensure Unique test removed 335 transitions
Reduce isomorphic transitions removed 335 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 375 transitions
Trivial Post-agglo rules discarded 375 transitions
Performed 375 trivial Post agglomeration. Transition count delta: 375
Iterating post reduction 0 with 375 rules applied. Total rules applied 376 place count 1170 transition count 1440
Reduce places removed 375 places and 0 transitions.
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Drop transitions removed 37 transitions
Trivial Post-agglo rules discarded 37 transitions
Performed 37 trivial Post agglomeration. Transition count delta: 37
Iterating post reduction 1 with 434 rules applied. Total rules applied 810 place count 795 transition count 1381
Reduce places removed 37 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 41 rules applied. Total rules applied 851 place count 758 transition count 1377
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 854 place count 756 transition count 1376
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 855 place count 755 transition count 1376
Performed 116 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 116 Pre rules applied. Total rules applied 855 place count 755 transition count 1260
Deduced a syphon composed of 116 places in 2 ms
Reduce places removed 116 places and 0 transitions.
Iterating global reduction 5 with 232 rules applied. Total rules applied 1087 place count 639 transition count 1260
Discarding 56 places :
Symmetric choice reduction at 5 with 56 rule applications. Total rules 1143 place count 583 transition count 1058
Iterating global reduction 5 with 56 rules applied. Total rules applied 1199 place count 583 transition count 1058
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 5 with 11 rules applied. Total rules applied 1210 place count 583 transition count 1047
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 8 Pre rules applied. Total rules applied 1210 place count 583 transition count 1039
Deduced a syphon composed of 8 places in 2 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 6 with 16 rules applied. Total rules applied 1226 place count 575 transition count 1039
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 1230 place count 571 transition count 1017
Iterating global reduction 6 with 4 rules applied. Total rules applied 1234 place count 571 transition count 1017
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 6 with 4 rules applied. Total rules applied 1238 place count 571 transition count 1013
Performed 188 Post agglomeration using F-continuation condition.Transition count delta: 188
Deduced a syphon composed of 188 places in 1 ms
Reduce places removed 188 places and 0 transitions.
Iterating global reduction 7 with 376 rules applied. Total rules applied 1614 place count 383 transition count 825
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 7 with 3 rules applied. Total rules applied 1617 place count 383 transition count 822
Discarding 16 places :
Symmetric choice reduction at 8 with 16 rule applications. Total rules 1633 place count 367 transition count 748
Iterating global reduction 8 with 16 rules applied. Total rules applied 1649 place count 367 transition count 748
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 8 with 15 rules applied. Total rules applied 1664 place count 367 transition count 733
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 9 with 6 rules applied. Total rules applied 1670 place count 364 transition count 730
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 9 with 4 rules applied. Total rules applied 1674 place count 364 transition count 726
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 9 with 2 rules applied. Total rules applied 1676 place count 364 transition count 724
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 1678 place count 362 transition count 724
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 1680 place count 360 transition count 722
Applied a total of 1680 rules in 123 ms. Remains 360 /1471 variables (removed 1111) and now considering 722/2151 (removed 1429) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 125 ms. Remains : 360/1471 places, 722/2151 transitions.
[2023-03-08 12:54:54] [INFO ] Flatten gal took : 14 ms
[2023-03-08 12:54:54] [INFO ] Flatten gal took : 17 ms
[2023-03-08 12:54:54] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Discarding 49 places :
Symmetric choice reduction at 0 with 49 rule applications. Total rules 49 place count 1422 transition count 2070
Iterating global reduction 0 with 49 rules applied. Total rules applied 98 place count 1422 transition count 2070
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 99 place count 1422 transition count 2069
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 132 place count 1389 transition count 2034
Iterating global reduction 1 with 33 rules applied. Total rules applied 165 place count 1389 transition count 2034
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 168 place count 1389 transition count 2031
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 190 place count 1367 transition count 2008
Iterating global reduction 2 with 22 rules applied. Total rules applied 212 place count 1367 transition count 2008
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 214 place count 1367 transition count 2006
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 227 place count 1354 transition count 1993
Iterating global reduction 3 with 13 rules applied. Total rules applied 240 place count 1354 transition count 1993
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 241 place count 1354 transition count 1992
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 251 place count 1344 transition count 1982
Iterating global reduction 4 with 10 rules applied. Total rules applied 261 place count 1344 transition count 1982
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 270 place count 1335 transition count 1973
Iterating global reduction 4 with 9 rules applied. Total rules applied 279 place count 1335 transition count 1973
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 286 place count 1328 transition count 1966
Iterating global reduction 4 with 7 rules applied. Total rules applied 293 place count 1328 transition count 1966
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 300 place count 1321 transition count 1959
Iterating global reduction 4 with 7 rules applied. Total rules applied 307 place count 1321 transition count 1959
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 310 place count 1318 transition count 1956
Iterating global reduction 4 with 3 rules applied. Total rules applied 313 place count 1318 transition count 1956
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 316 place count 1315 transition count 1953
Iterating global reduction 4 with 3 rules applied. Total rules applied 319 place count 1315 transition count 1953
Applied a total of 319 rules in 342 ms. Remains 1315 /1471 variables (removed 156) and now considering 1953/2151 (removed 198) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 343 ms. Remains : 1315/1471 places, 1953/2151 transitions.
[2023-03-08 12:54:54] [INFO ] Flatten gal took : 35 ms
[2023-03-08 12:54:54] [INFO ] Flatten gal took : 37 ms
[2023-03-08 12:54:54] [INFO ] Input system was already deterministic with 1953 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1405 edges and 1471 vertex of which 323 / 1471 are part of one of the 23 SCC in 2 ms
Free SCC test removed 300 places
Ensure Unique test removed 335 transitions
Reduce isomorphic transitions removed 335 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 384 transitions
Trivial Post-agglo rules discarded 384 transitions
Performed 384 trivial Post agglomeration. Transition count delta: 384
Iterating post reduction 0 with 384 rules applied. Total rules applied 385 place count 1170 transition count 1431
Reduce places removed 384 places and 0 transitions.
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 1 with 440 rules applied. Total rules applied 825 place count 786 transition count 1375
Reduce places removed 35 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 39 rules applied. Total rules applied 864 place count 751 transition count 1371
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 867 place count 749 transition count 1370
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 3 rules applied. Total rules applied 870 place count 748 transition count 1368
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 871 place count 747 transition count 1368
Performed 110 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 110 Pre rules applied. Total rules applied 871 place count 747 transition count 1258
Deduced a syphon composed of 110 places in 2 ms
Reduce places removed 110 places and 0 transitions.
Iterating global reduction 6 with 220 rules applied. Total rules applied 1091 place count 637 transition count 1258
Discarding 59 places :
Symmetric choice reduction at 6 with 59 rule applications. Total rules 1150 place count 578 transition count 1083
Iterating global reduction 6 with 59 rules applied. Total rules applied 1209 place count 578 transition count 1083
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 6 with 12 rules applied. Total rules applied 1221 place count 578 transition count 1071
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 1222 place count 577 transition count 1071
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 7 Pre rules applied. Total rules applied 1222 place count 577 transition count 1064
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 8 with 14 rules applied. Total rules applied 1236 place count 570 transition count 1064
Discarding 4 places :
Symmetric choice reduction at 8 with 4 rule applications. Total rules 1240 place count 566 transition count 1042
Iterating global reduction 8 with 4 rules applied. Total rules applied 1244 place count 566 transition count 1042
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 8 with 4 rules applied. Total rules applied 1248 place count 566 transition count 1038
Performed 187 Post agglomeration using F-continuation condition.Transition count delta: 187
Deduced a syphon composed of 187 places in 0 ms
Reduce places removed 187 places and 0 transitions.
Iterating global reduction 9 with 374 rules applied. Total rules applied 1622 place count 379 transition count 851
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 9 with 4 rules applied. Total rules applied 1626 place count 379 transition count 847
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 10 with 1 rules applied. Total rules applied 1627 place count 378 transition count 847
Discarding 21 places :
Symmetric choice reduction at 11 with 21 rule applications. Total rules 1648 place count 357 transition count 749
Iterating global reduction 11 with 21 rules applied. Total rules applied 1669 place count 357 transition count 749
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 11 with 20 rules applied. Total rules applied 1689 place count 357 transition count 729
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 12 with 4 rules applied. Total rules applied 1693 place count 355 transition count 727
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 12 with 3 rules applied. Total rules applied 1696 place count 355 transition count 724
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 12 with 1 rules applied. Total rules applied 1697 place count 355 transition count 723
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 13 with 1 rules applied. Total rules applied 1698 place count 354 transition count 723
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 14 with 1 rules applied. Total rules applied 1699 place count 354 transition count 723
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 1701 place count 352 transition count 721
Applied a total of 1701 rules in 143 ms. Remains 352 /1471 variables (removed 1119) and now considering 721/2151 (removed 1430) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 143 ms. Remains : 352/1471 places, 721/2151 transitions.
[2023-03-08 12:54:54] [INFO ] Flatten gal took : 14 ms
[2023-03-08 12:54:54] [INFO ] Flatten gal took : 16 ms
[2023-03-08 12:54:55] [INFO ] Input system was already deterministic with 721 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 1425 transition count 2073
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 1425 transition count 2073
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 93 place count 1425 transition count 2072
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 121 place count 1397 transition count 2043
Iterating global reduction 1 with 28 rules applied. Total rules applied 149 place count 1397 transition count 2043
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 152 place count 1397 transition count 2040
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 172 place count 1377 transition count 2019
Iterating global reduction 2 with 20 rules applied. Total rules applied 192 place count 1377 transition count 2019
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 193 place count 1377 transition count 2018
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 205 place count 1365 transition count 2006
Iterating global reduction 3 with 12 rules applied. Total rules applied 217 place count 1365 transition count 2006
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 218 place count 1365 transition count 2005
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 227 place count 1356 transition count 1996
Iterating global reduction 4 with 9 rules applied. Total rules applied 236 place count 1356 transition count 1996
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 245 place count 1347 transition count 1987
Iterating global reduction 4 with 9 rules applied. Total rules applied 254 place count 1347 transition count 1987
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 260 place count 1341 transition count 1981
Iterating global reduction 4 with 6 rules applied. Total rules applied 266 place count 1341 transition count 1981
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 272 place count 1335 transition count 1975
Iterating global reduction 4 with 6 rules applied. Total rules applied 278 place count 1335 transition count 1975
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 281 place count 1332 transition count 1972
Iterating global reduction 4 with 3 rules applied. Total rules applied 284 place count 1332 transition count 1972
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 287 place count 1329 transition count 1969
Iterating global reduction 4 with 3 rules applied. Total rules applied 290 place count 1329 transition count 1969
Applied a total of 290 rules in 338 ms. Remains 1329 /1471 variables (removed 142) and now considering 1969/2151 (removed 182) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 339 ms. Remains : 1329/1471 places, 1969/2151 transitions.
[2023-03-08 12:54:55] [INFO ] Flatten gal took : 34 ms
[2023-03-08 12:54:55] [INFO ] Flatten gal took : 36 ms
[2023-03-08 12:54:55] [INFO ] Input system was already deterministic with 1969 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1410 edges and 1471 vertex of which 323 / 1471 are part of one of the 23 SCC in 1 ms
Free SCC test removed 300 places
Ensure Unique test removed 335 transitions
Reduce isomorphic transitions removed 335 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 383 transitions
Trivial Post-agglo rules discarded 383 transitions
Performed 383 trivial Post agglomeration. Transition count delta: 383
Iterating post reduction 0 with 383 rules applied. Total rules applied 384 place count 1170 transition count 1432
Reduce places removed 383 places and 0 transitions.
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Drop transitions removed 38 transitions
Trivial Post-agglo rules discarded 38 transitions
Performed 38 trivial Post agglomeration. Transition count delta: 38
Iterating post reduction 1 with 443 rules applied. Total rules applied 827 place count 787 transition count 1372
Reduce places removed 38 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 42 rules applied. Total rules applied 869 place count 749 transition count 1368
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 871 place count 747 transition count 1368
Performed 114 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 114 Pre rules applied. Total rules applied 871 place count 747 transition count 1254
Deduced a syphon composed of 114 places in 2 ms
Reduce places removed 114 places and 0 transitions.
Iterating global reduction 4 with 228 rules applied. Total rules applied 1099 place count 633 transition count 1254
Discarding 60 places :
Symmetric choice reduction at 4 with 60 rule applications. Total rules 1159 place count 573 transition count 1048
Iterating global reduction 4 with 60 rules applied. Total rules applied 1219 place count 573 transition count 1048
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 4 with 11 rules applied. Total rules applied 1230 place count 573 transition count 1037
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 7 Pre rules applied. Total rules applied 1230 place count 573 transition count 1030
Deduced a syphon composed of 7 places in 2 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 5 with 14 rules applied. Total rules applied 1244 place count 566 transition count 1030
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 1248 place count 562 transition count 1008
Iterating global reduction 5 with 4 rules applied. Total rules applied 1252 place count 562 transition count 1008
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 1256 place count 562 transition count 1004
Performed 187 Post agglomeration using F-continuation condition.Transition count delta: 187
Deduced a syphon composed of 187 places in 0 ms
Reduce places removed 187 places and 0 transitions.
Iterating global reduction 6 with 374 rules applied. Total rules applied 1630 place count 375 transition count 817
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 1633 place count 375 transition count 814
Discarding 21 places :
Symmetric choice reduction at 7 with 21 rule applications. Total rules 1654 place count 354 transition count 716
Iterating global reduction 7 with 21 rules applied. Total rules applied 1675 place count 354 transition count 716
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 7 with 20 rules applied. Total rules applied 1695 place count 354 transition count 696
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 8 with 6 rules applied. Total rules applied 1701 place count 351 transition count 693
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 8 with 4 rules applied. Total rules applied 1705 place count 351 transition count 689
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 8 with 2 rules applied. Total rules applied 1707 place count 351 transition count 687
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 1709 place count 349 transition count 687
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1711 place count 347 transition count 685
Applied a total of 1711 rules in 106 ms. Remains 347 /1471 variables (removed 1124) and now considering 685/2151 (removed 1466) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 106 ms. Remains : 347/1471 places, 685/2151 transitions.
[2023-03-08 12:54:55] [INFO ] Flatten gal took : 13 ms
[2023-03-08 12:54:55] [INFO ] Flatten gal took : 13 ms
[2023-03-08 12:54:55] [INFO ] Input system was already deterministic with 685 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 1423 transition count 2071
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 1423 transition count 2071
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 128 place count 1391 transition count 2037
Iterating global reduction 0 with 32 rules applied. Total rules applied 160 place count 1391 transition count 2037
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 163 place count 1391 transition count 2034
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 184 place count 1370 transition count 2012
Iterating global reduction 1 with 21 rules applied. Total rules applied 205 place count 1370 transition count 2012
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 207 place count 1370 transition count 2010
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 219 place count 1358 transition count 1998
Iterating global reduction 2 with 12 rules applied. Total rules applied 231 place count 1358 transition count 1998
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 232 place count 1358 transition count 1997
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 242 place count 1348 transition count 1987
Iterating global reduction 3 with 10 rules applied. Total rules applied 252 place count 1348 transition count 1987
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 261 place count 1339 transition count 1978
Iterating global reduction 3 with 9 rules applied. Total rules applied 270 place count 1339 transition count 1978
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 277 place count 1332 transition count 1971
Iterating global reduction 3 with 7 rules applied. Total rules applied 284 place count 1332 transition count 1971
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 291 place count 1325 transition count 1964
Iterating global reduction 3 with 7 rules applied. Total rules applied 298 place count 1325 transition count 1964
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 301 place count 1322 transition count 1961
Iterating global reduction 3 with 3 rules applied. Total rules applied 304 place count 1322 transition count 1961
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 307 place count 1319 transition count 1958
Iterating global reduction 3 with 3 rules applied. Total rules applied 310 place count 1319 transition count 1958
Applied a total of 310 rules in 335 ms. Remains 1319 /1471 variables (removed 152) and now considering 1958/2151 (removed 193) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 335 ms. Remains : 1319/1471 places, 1958/2151 transitions.
[2023-03-08 12:54:56] [INFO ] Flatten gal took : 32 ms
[2023-03-08 12:54:56] [INFO ] Flatten gal took : 34 ms
[2023-03-08 12:54:56] [INFO ] Input system was already deterministic with 1958 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1409 edges and 1471 vertex of which 317 / 1471 are part of one of the 22 SCC in 1 ms
Free SCC test removed 295 places
Ensure Unique test removed 330 transitions
Reduce isomorphic transitions removed 330 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 383 transitions
Trivial Post-agglo rules discarded 383 transitions
Performed 383 trivial Post agglomeration. Transition count delta: 383
Iterating post reduction 0 with 383 rules applied. Total rules applied 384 place count 1175 transition count 1437
Reduce places removed 383 places and 0 transitions.
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 1 with 445 rules applied. Total rules applied 829 place count 792 transition count 1375
Reduce places removed 39 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 43 rules applied. Total rules applied 872 place count 753 transition count 1371
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 874 place count 751 transition count 1371
Performed 113 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 113 Pre rules applied. Total rules applied 874 place count 751 transition count 1258
Deduced a syphon composed of 113 places in 2 ms
Reduce places removed 113 places and 0 transitions.
Iterating global reduction 4 with 226 rules applied. Total rules applied 1100 place count 638 transition count 1258
Discarding 58 places :
Symmetric choice reduction at 4 with 58 rule applications. Total rules 1158 place count 580 transition count 1054
Iterating global reduction 4 with 58 rules applied. Total rules applied 1216 place count 580 transition count 1054
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 4 with 11 rules applied. Total rules applied 1227 place count 580 transition count 1043
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 1227 place count 580 transition count 1035
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 1243 place count 572 transition count 1035
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 1245 place count 570 transition count 1017
Iterating global reduction 5 with 2 rules applied. Total rules applied 1247 place count 570 transition count 1017
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 1249 place count 570 transition count 1015
Performed 188 Post agglomeration using F-continuation condition.Transition count delta: 188
Deduced a syphon composed of 188 places in 1 ms
Reduce places removed 188 places and 0 transitions.
Iterating global reduction 6 with 376 rules applied. Total rules applied 1625 place count 382 transition count 827
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 1628 place count 382 transition count 824
Discarding 20 places :
Symmetric choice reduction at 7 with 20 rule applications. Total rules 1648 place count 362 transition count 742
Iterating global reduction 7 with 20 rules applied. Total rules applied 1668 place count 362 transition count 742
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 7 with 20 rules applied. Total rules applied 1688 place count 362 transition count 722
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 8 with 6 rules applied. Total rules applied 1694 place count 359 transition count 719
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 8 with 3 rules applied. Total rules applied 1697 place count 359 transition count 716
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 8 with 2 rules applied. Total rules applied 1699 place count 359 transition count 714
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 1701 place count 357 transition count 714
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1703 place count 355 transition count 712
Applied a total of 1703 rules in 108 ms. Remains 355 /1471 variables (removed 1116) and now considering 712/2151 (removed 1439) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 108 ms. Remains : 355/1471 places, 712/2151 transitions.
[2023-03-08 12:54:56] [INFO ] Flatten gal took : 13 ms
[2023-03-08 12:54:56] [INFO ] Flatten gal took : 13 ms
[2023-03-08 12:54:56] [INFO ] Input system was already deterministic with 712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 1426 transition count 2090
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 1426 transition count 2090
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 91 place count 1426 transition count 2089
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 121 place count 1396 transition count 2057
Iterating global reduction 1 with 30 rules applied. Total rules applied 151 place count 1396 transition count 2057
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 153 place count 1396 transition count 2055
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 172 place count 1377 transition count 2035
Iterating global reduction 2 with 19 rules applied. Total rules applied 191 place count 1377 transition count 2035
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 193 place count 1377 transition count 2033
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 204 place count 1366 transition count 2022
Iterating global reduction 3 with 11 rules applied. Total rules applied 215 place count 1366 transition count 2022
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 216 place count 1366 transition count 2021
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 224 place count 1358 transition count 2013
Iterating global reduction 4 with 8 rules applied. Total rules applied 232 place count 1358 transition count 2013
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 240 place count 1350 transition count 2005
Iterating global reduction 4 with 8 rules applied. Total rules applied 248 place count 1350 transition count 2005
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 253 place count 1345 transition count 2000
Iterating global reduction 4 with 5 rules applied. Total rules applied 258 place count 1345 transition count 2000
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 263 place count 1340 transition count 1995
Iterating global reduction 4 with 5 rules applied. Total rules applied 268 place count 1340 transition count 1995
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 270 place count 1338 transition count 1993
Iterating global reduction 4 with 2 rules applied. Total rules applied 272 place count 1338 transition count 1993
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 274 place count 1336 transition count 1991
Iterating global reduction 4 with 2 rules applied. Total rules applied 276 place count 1336 transition count 1991
Applied a total of 276 rules in 368 ms. Remains 1336 /1471 variables (removed 135) and now considering 1991/2151 (removed 160) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 370 ms. Remains : 1336/1471 places, 1991/2151 transitions.
[2023-03-08 12:54:56] [INFO ] Flatten gal took : 32 ms
[2023-03-08 12:54:56] [INFO ] Flatten gal took : 33 ms
[2023-03-08 12:54:56] [INFO ] Input system was already deterministic with 1991 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 1429 transition count 2077
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 1429 transition count 2077
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 85 place count 1429 transition count 2076
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 113 place count 1401 transition count 2046
Iterating global reduction 1 with 28 rules applied. Total rules applied 141 place count 1401 transition count 2046
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 143 place count 1401 transition count 2044
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 161 place count 1383 transition count 2025
Iterating global reduction 2 with 18 rules applied. Total rules applied 179 place count 1383 transition count 2025
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 181 place count 1383 transition count 2023
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 193 place count 1371 transition count 2011
Iterating global reduction 3 with 12 rules applied. Total rules applied 205 place count 1371 transition count 2011
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 206 place count 1371 transition count 2010
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 215 place count 1362 transition count 2001
Iterating global reduction 4 with 9 rules applied. Total rules applied 224 place count 1362 transition count 2001
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 232 place count 1354 transition count 1993
Iterating global reduction 4 with 8 rules applied. Total rules applied 240 place count 1354 transition count 1993
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 247 place count 1347 transition count 1986
Iterating global reduction 4 with 7 rules applied. Total rules applied 254 place count 1347 transition count 1986
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 261 place count 1340 transition count 1979
Iterating global reduction 4 with 7 rules applied. Total rules applied 268 place count 1340 transition count 1979
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 271 place count 1337 transition count 1976
Iterating global reduction 4 with 3 rules applied. Total rules applied 274 place count 1337 transition count 1976
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 277 place count 1334 transition count 1973
Iterating global reduction 4 with 3 rules applied. Total rules applied 280 place count 1334 transition count 1973
Applied a total of 280 rules in 326 ms. Remains 1334 /1471 variables (removed 137) and now considering 1973/2151 (removed 178) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 327 ms. Remains : 1334/1471 places, 1973/2151 transitions.
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 30 ms
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 32 ms
[2023-03-08 12:54:57] [INFO ] Input system was already deterministic with 1973 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1415 edges and 1471 vertex of which 322 / 1471 are part of one of the 23 SCC in 0 ms
Free SCC test removed 299 places
Ensure Unique test removed 333 transitions
Reduce isomorphic transitions removed 333 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 387 transitions
Trivial Post-agglo rules discarded 387 transitions
Performed 387 trivial Post agglomeration. Transition count delta: 387
Iterating post reduction 0 with 387 rules applied. Total rules applied 388 place count 1171 transition count 1430
Reduce places removed 387 places and 0 transitions.
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 1 with 449 rules applied. Total rules applied 837 place count 784 transition count 1368
Reduce places removed 39 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 43 rules applied. Total rules applied 880 place count 745 transition count 1364
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 882 place count 743 transition count 1364
Performed 111 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 111 Pre rules applied. Total rules applied 882 place count 743 transition count 1253
Deduced a syphon composed of 111 places in 2 ms
Reduce places removed 111 places and 0 transitions.
Iterating global reduction 4 with 222 rules applied. Total rules applied 1104 place count 632 transition count 1253
Discarding 61 places :
Symmetric choice reduction at 4 with 61 rule applications. Total rules 1165 place count 571 transition count 1046
Iterating global reduction 4 with 61 rules applied. Total rules applied 1226 place count 571 transition count 1046
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 4 with 11 rules applied. Total rules applied 1237 place count 571 transition count 1035
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 1237 place count 571 transition count 1027
Deduced a syphon composed of 8 places in 2 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 1253 place count 563 transition count 1027
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 1257 place count 559 transition count 1005
Iterating global reduction 5 with 4 rules applied. Total rules applied 1261 place count 559 transition count 1005
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 1265 place count 559 transition count 1001
Performed 187 Post agglomeration using F-continuation condition.Transition count delta: 187
Deduced a syphon composed of 187 places in 0 ms
Reduce places removed 187 places and 0 transitions.
Iterating global reduction 6 with 374 rules applied. Total rules applied 1639 place count 372 transition count 814
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 1642 place count 372 transition count 811
Discarding 21 places :
Symmetric choice reduction at 7 with 21 rule applications. Total rules 1663 place count 351 transition count 713
Iterating global reduction 7 with 21 rules applied. Total rules applied 1684 place count 351 transition count 713
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 7 with 20 rules applied. Total rules applied 1704 place count 351 transition count 693
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 8 with 6 rules applied. Total rules applied 1710 place count 348 transition count 690
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 8 with 4 rules applied. Total rules applied 1714 place count 348 transition count 686
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 8 with 2 rules applied. Total rules applied 1716 place count 348 transition count 684
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 1718 place count 346 transition count 684
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1720 place count 344 transition count 682
Applied a total of 1720 rules in 92 ms. Remains 344 /1471 variables (removed 1127) and now considering 682/2151 (removed 1469) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 93 ms. Remains : 344/1471 places, 682/2151 transitions.
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 11 ms
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 13 ms
[2023-03-08 12:54:57] [INFO ] Input system was already deterministic with 682 transitions.
Finished random walk after 267 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=53 )
FORMULA DLCshifumi-PT-2b-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1413 edges and 1471 vertex of which 323 / 1471 are part of one of the 23 SCC in 1 ms
Free SCC test removed 300 places
Ensure Unique test removed 335 transitions
Reduce isomorphic transitions removed 335 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 385 transitions
Trivial Post-agglo rules discarded 385 transitions
Performed 385 trivial Post agglomeration. Transition count delta: 385
Iterating post reduction 0 with 385 rules applied. Total rules applied 386 place count 1170 transition count 1430
Reduce places removed 385 places and 0 transitions.
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Drop transitions removed 37 transitions
Trivial Post-agglo rules discarded 37 transitions
Performed 37 trivial Post agglomeration. Transition count delta: 37
Iterating post reduction 1 with 444 rules applied. Total rules applied 830 place count 785 transition count 1371
Reduce places removed 37 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 41 rules applied. Total rules applied 871 place count 748 transition count 1367
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 873 place count 746 transition count 1367
Performed 112 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 112 Pre rules applied. Total rules applied 873 place count 746 transition count 1255
Deduced a syphon composed of 112 places in 1 ms
Reduce places removed 112 places and 0 transitions.
Iterating global reduction 4 with 224 rules applied. Total rules applied 1097 place count 634 transition count 1255
Discarding 61 places :
Symmetric choice reduction at 4 with 61 rule applications. Total rules 1158 place count 573 transition count 1048
Iterating global reduction 4 with 61 rules applied. Total rules applied 1219 place count 573 transition count 1048
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 4 with 11 rules applied. Total rules applied 1230 place count 573 transition count 1037
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 1230 place count 573 transition count 1029
Deduced a syphon composed of 8 places in 2 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 1246 place count 565 transition count 1029
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 1250 place count 561 transition count 1007
Iterating global reduction 5 with 4 rules applied. Total rules applied 1254 place count 561 transition count 1007
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 1258 place count 561 transition count 1003
Performed 187 Post agglomeration using F-continuation condition.Transition count delta: 187
Deduced a syphon composed of 187 places in 0 ms
Reduce places removed 187 places and 0 transitions.
Iterating global reduction 6 with 374 rules applied. Total rules applied 1632 place count 374 transition count 816
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 1635 place count 374 transition count 813
Discarding 20 places :
Symmetric choice reduction at 7 with 20 rule applications. Total rules 1655 place count 354 transition count 717
Iterating global reduction 7 with 20 rules applied. Total rules applied 1675 place count 354 transition count 717
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 7 with 19 rules applied. Total rules applied 1694 place count 354 transition count 698
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 8 with 6 rules applied. Total rules applied 1700 place count 351 transition count 695
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 8 with 4 rules applied. Total rules applied 1704 place count 351 transition count 691
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 8 with 2 rules applied. Total rules applied 1706 place count 351 transition count 689
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 1708 place count 349 transition count 689
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1710 place count 347 transition count 687
Applied a total of 1710 rules in 92 ms. Remains 347 /1471 variables (removed 1124) and now considering 687/2151 (removed 1464) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 92 ms. Remains : 347/1471 places, 687/2151 transitions.
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 12 ms
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 13 ms
[2023-03-08 12:54:57] [INFO ] Input system was already deterministic with 687 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1471/1471 places, 2151/2151 transitions.
Graph (trivial) has 1415 edges and 1471 vertex of which 316 / 1471 are part of one of the 23 SCC in 1 ms
Free SCC test removed 293 places
Ensure Unique test removed 327 transitions
Reduce isomorphic transitions removed 327 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 390 transitions
Trivial Post-agglo rules discarded 390 transitions
Performed 390 trivial Post agglomeration. Transition count delta: 390
Iterating post reduction 0 with 390 rules applied. Total rules applied 391 place count 1177 transition count 1433
Reduce places removed 390 places and 0 transitions.
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 1 with 452 rules applied. Total rules applied 843 place count 787 transition count 1371
Reduce places removed 39 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 43 rules applied. Total rules applied 886 place count 748 transition count 1367
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 888 place count 746 transition count 1367
Performed 112 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 112 Pre rules applied. Total rules applied 888 place count 746 transition count 1255
Deduced a syphon composed of 112 places in 2 ms
Reduce places removed 112 places and 0 transitions.
Iterating global reduction 4 with 224 rules applied. Total rules applied 1112 place count 634 transition count 1255
Discarding 61 places :
Symmetric choice reduction at 4 with 61 rule applications. Total rules 1173 place count 573 transition count 1048
Iterating global reduction 4 with 61 rules applied. Total rules applied 1234 place count 573 transition count 1048
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 4 with 11 rules applied. Total rules applied 1245 place count 573 transition count 1037
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 1245 place count 573 transition count 1029
Deduced a syphon composed of 8 places in 2 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 1261 place count 565 transition count 1029
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 1265 place count 561 transition count 1007
Iterating global reduction 5 with 4 rules applied. Total rules applied 1269 place count 561 transition count 1007
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 1273 place count 561 transition count 1003
Performed 187 Post agglomeration using F-continuation condition.Transition count delta: 187
Deduced a syphon composed of 187 places in 0 ms
Reduce places removed 187 places and 0 transitions.
Iterating global reduction 6 with 374 rules applied. Total rules applied 1647 place count 374 transition count 816
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 1650 place count 374 transition count 813
Discarding 20 places :
Symmetric choice reduction at 7 with 20 rule applications. Total rules 1670 place count 354 transition count 717
Iterating global reduction 7 with 20 rules applied. Total rules applied 1690 place count 354 transition count 717
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 7 with 19 rules applied. Total rules applied 1709 place count 354 transition count 698
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 8 with 6 rules applied. Total rules applied 1715 place count 351 transition count 695
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 8 with 4 rules applied. Total rules applied 1719 place count 351 transition count 691
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 8 with 2 rules applied. Total rules applied 1721 place count 351 transition count 689
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 1723 place count 349 transition count 689
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1725 place count 347 transition count 687
Applied a total of 1725 rules in 107 ms. Remains 347 /1471 variables (removed 1124) and now considering 687/2151 (removed 1464) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 107 ms. Remains : 347/1471 places, 687/2151 transitions.
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 11 ms
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 12 ms
[2023-03-08 12:54:57] [INFO ] Input system was already deterministic with 687 transitions.
Finished random walk after 64 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=32 )
FORMULA DLCshifumi-PT-2b-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 35 ms
[2023-03-08 12:54:57] [INFO ] Flatten gal took : 36 ms
[2023-03-08 12:54:57] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 12:54:57] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1471 places, 2151 transitions and 5692 arcs took 8 ms.
Total runtime 17650 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCshifumi-PT-2b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DLCshifumi-PT-2b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2b-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2b-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2b-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678280613998

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 10 (type EXCL) for 9 DLCshifumi-PT-2b-CTLFireability-03
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-03
lola: result : true
lola: markings : 199
lola: fired transitions : 1722
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 39 (type EXCL) for 34 DLCshifumi-PT-2b-CTLFireability-10
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 4/239 2/32 DLCshifumi-PT-2b-CTLFireability-10 329425 m, 65885 m/sec, 1848109 t fired, .

Time elapsed: 9 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 9/239 5/32 DLCshifumi-PT-2b-CTLFireability-10 752166 m, 84548 m/sec, 4113685 t fired, .

Time elapsed: 14 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 14/239 7/32 DLCshifumi-PT-2b-CTLFireability-10 1168530 m, 83272 m/sec, 6373996 t fired, .

Time elapsed: 19 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 19/239 10/32 DLCshifumi-PT-2b-CTLFireability-10 1583195 m, 82933 m/sec, 8618310 t fired, .

Time elapsed: 24 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 24/239 12/32 DLCshifumi-PT-2b-CTLFireability-10 1989196 m, 81200 m/sec, 10858690 t fired, .

Time elapsed: 29 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 29/239 14/32 DLCshifumi-PT-2b-CTLFireability-10 2388701 m, 79901 m/sec, 13099240 t fired, .

Time elapsed: 34 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 34/239 17/32 DLCshifumi-PT-2b-CTLFireability-10 2789091 m, 80078 m/sec, 15335876 t fired, .

Time elapsed: 39 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 39/239 19/32 DLCshifumi-PT-2b-CTLFireability-10 3194977 m, 81177 m/sec, 17581384 t fired, .

Time elapsed: 44 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 44/239 21/32 DLCshifumi-PT-2b-CTLFireability-10 3587482 m, 78501 m/sec, 19794592 t fired, .

Time elapsed: 49 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 49/239 24/32 DLCshifumi-PT-2b-CTLFireability-10 3984432 m, 79390 m/sec, 21996391 t fired, .

Time elapsed: 54 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 54/239 26/32 DLCshifumi-PT-2b-CTLFireability-10 4384842 m, 80082 m/sec, 24188535 t fired, .

Time elapsed: 59 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 59/239 28/32 DLCshifumi-PT-2b-CTLFireability-10 4786286 m, 80288 m/sec, 26376188 t fired, .

Time elapsed: 64 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 64/239 30/32 DLCshifumi-PT-2b-CTLFireability-10 5174757 m, 77694 m/sec, 28566896 t fired, .

Time elapsed: 69 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 39 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 74 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 45 (type EXCL) for 44 DLCshifumi-PT-2b-CTLFireability-12
lola: time limit : 251 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/251 4/32 DLCshifumi-PT-2b-CTLFireability-12 474334 m, 94866 m/sec, 522859 t fired, .

Time elapsed: 79 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/251 7/32 DLCshifumi-PT-2b-CTLFireability-12 938130 m, 92759 m/sec, 1037751 t fired, .

Time elapsed: 84 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/251 10/32 DLCshifumi-PT-2b-CTLFireability-12 1408025 m, 93979 m/sec, 1559704 t fired, .

Time elapsed: 89 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/251 13/32 DLCshifumi-PT-2b-CTLFireability-12 1871447 m, 92684 m/sec, 2077238 t fired, .

Time elapsed: 94 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/251 16/32 DLCshifumi-PT-2b-CTLFireability-12 2324211 m, 90552 m/sec, 2581651 t fired, .

Time elapsed: 99 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/251 19/32 DLCshifumi-PT-2b-CTLFireability-12 2776549 m, 90467 m/sec, 3084945 t fired, .

Time elapsed: 104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/251 22/32 DLCshifumi-PT-2b-CTLFireability-12 3226865 m, 90063 m/sec, 3586931 t fired, .

Time elapsed: 109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/251 25/32 DLCshifumi-PT-2b-CTLFireability-12 3673472 m, 89321 m/sec, 4085270 t fired, .

Time elapsed: 114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/251 28/32 DLCshifumi-PT-2b-CTLFireability-12 4127552 m, 90816 m/sec, 4588099 t fired, .

Time elapsed: 119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/251 31/32 DLCshifumi-PT-2b-CTLFireability-12 4581813 m, 90852 m/sec, 5091397 t fired, .

Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 45 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 42 (type EXCL) for 41 DLCshifumi-PT-2b-CTLFireability-11
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-11
lola: result : false
lola: markings : 602
lola: fired transitions : 607
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 27 DLCshifumi-PT-2b-CTLFireability-09
lola: time limit : 289 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-09
lola: result : true
lola: markings : 60485
lola: fired transitions : 125376
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCshifumi-PT-2b-CTLFireability-07
lola: time limit : 347 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 4/347 3/32 DLCshifumi-PT-2b-CTLFireability-07 329312 m, 65862 m/sec, 363571 t fired, .

Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 9/347 6/32 DLCshifumi-PT-2b-CTLFireability-07 797305 m, 93598 m/sec, 881877 t fired, .

Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 14/347 9/32 DLCshifumi-PT-2b-CTLFireability-07 1264718 m, 93482 m/sec, 1402288 t fired, .

Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 19/347 12/32 DLCshifumi-PT-2b-CTLFireability-07 1723950 m, 91846 m/sec, 1910060 t fired, .

Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 24/347 15/32 DLCshifumi-PT-2b-CTLFireability-07 2172543 m, 89718 m/sec, 2411353 t fired, .

Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 29/347 18/32 DLCshifumi-PT-2b-CTLFireability-07 2628448 m, 91181 m/sec, 2917917 t fired, .

Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 34/347 21/32 DLCshifumi-PT-2b-CTLFireability-07 3081546 m, 90619 m/sec, 3420771 t fired, .

Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 39/347 24/32 DLCshifumi-PT-2b-CTLFireability-07 3532937 m, 90278 m/sec, 3923344 t fired, .

Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 44/347 27/32 DLCshifumi-PT-2b-CTLFireability-07 3981707 m, 89754 m/sec, 4424287 t fired, .

Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 49/347 30/32 DLCshifumi-PT-2b-CTLFireability-07 4438887 m, 91436 m/sec, 4933161 t fired, .

Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 22 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 16 (type EXCL) for 15 DLCshifumi-PT-2b-CTLFireability-05
lola: time limit : 379 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/379 2/32 DLCshifumi-PT-2b-CTLFireability-05 239200 m, 47840 m/sec, 499383 t fired, .

Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/379 4/32 DLCshifumi-PT-2b-CTLFireability-05 485635 m, 49287 m/sec, 1013532 t fired, .

Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/379 6/32 DLCshifumi-PT-2b-CTLFireability-05 728297 m, 48532 m/sec, 1520152 t fired, .

Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/379 8/32 DLCshifumi-PT-2b-CTLFireability-05 969011 m, 48142 m/sec, 2023289 t fired, .

Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/379 9/32 DLCshifumi-PT-2b-CTLFireability-05 1202509 m, 46699 m/sec, 2511933 t fired, .

Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/379 11/32 DLCshifumi-PT-2b-CTLFireability-05 1439298 m, 47357 m/sec, 3005058 t fired, .

Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/379 13/32 DLCshifumi-PT-2b-CTLFireability-05 1688065 m, 49753 m/sec, 3519602 t fired, .

Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/379 15/32 DLCshifumi-PT-2b-CTLFireability-05 1938522 m, 50091 m/sec, 4042052 t fired, .

Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/379 17/32 DLCshifumi-PT-2b-CTLFireability-05 2190353 m, 50366 m/sec, 4567358 t fired, .

Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/379 19/32 DLCshifumi-PT-2b-CTLFireability-05 2434543 m, 48838 m/sec, 5076733 t fired, .

Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/379 21/32 DLCshifumi-PT-2b-CTLFireability-05 2680883 m, 49268 m/sec, 5590587 t fired, .

Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/379 23/32 DLCshifumi-PT-2b-CTLFireability-05 2924826 m, 48788 m/sec, 6099450 t fired, .

Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/379 25/32 DLCshifumi-PT-2b-CTLFireability-05 3169757 m, 48986 m/sec, 6610368 t fired, .

Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/379 28/32 DLCshifumi-PT-2b-CTLFireability-05 3423661 m, 50780 m/sec, 7140009 t fired, .

Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/379 30/32 DLCshifumi-PT-2b-CTLFireability-05 3671943 m, 49656 m/sec, 7657916 t fired, .

Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/379 32/32 DLCshifumi-PT-2b-CTLFireability-05 3916713 m, 48954 m/sec, 8168498 t fired, .

Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 16 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 DLCshifumi-PT-2b-CTLFireability-02
lola: time limit : 416 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-02
lola: result : false
lola: markings : 96978
lola: fired transitions : 99874
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCshifumi-PT-2b-CTLFireability-01
lola: time limit : 475 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-01
lola: result : true
lola: markings : 284
lola: fired transitions : 568
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCshifumi-PT-2b-CTLFireability-00
lola: time limit : 555 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-00
lola: result : false
lola: markings : 411
lola: fired transitions : 412
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 34 DLCshifumi-PT-2b-CTLFireability-10
lola: time limit : 666 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 4/666 3/32 DLCshifumi-PT-2b-CTLFireability-10 365555 m, 73111 m/sec, 1951485 t fired, .

Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 37 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-10
lola: result : true
lola: markings : 697820
lola: fired transitions : 3733358
lola: time used : 8.000000
lola: memory pages used : 5
lola: LAUNCH task # 25 (type EXCL) for 24 DLCshifumi-PT-2b-CTLFireability-08
lola: time limit : 830 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 1/830 1/32 DLCshifumi-PT-2b-CTLFireability-08 44619 m, 8923 m/sec, 419460 t fired, .

Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 6/830 3/32 DLCshifumi-PT-2b-CTLFireability-08 432426 m, 77561 m/sec, 2817562 t fired, .

Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 11/830 5/32 DLCshifumi-PT-2b-CTLFireability-08 800541 m, 73623 m/sec, 5177568 t fired, .

Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 16/830 8/32 DLCshifumi-PT-2b-CTLFireability-08 1163813 m, 72654 m/sec, 7514021 t fired, .

Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 21/830 10/32 DLCshifumi-PT-2b-CTLFireability-08 1525673 m, 72372 m/sec, 9831583 t fired, .

Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 26/830 12/32 DLCshifumi-PT-2b-CTLFireability-08 1883149 m, 71495 m/sec, 12111732 t fired, .

Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 31/830 14/32 DLCshifumi-PT-2b-CTLFireability-08 2226025 m, 68575 m/sec, 14405055 t fired, .

Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 36/830 16/32 DLCshifumi-PT-2b-CTLFireability-08 2574562 m, 69707 m/sec, 16704232 t fired, .

Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 41/830 18/32 DLCshifumi-PT-2b-CTLFireability-08 2920653 m, 69218 m/sec, 18994491 t fired, .

Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 46/830 20/32 DLCshifumi-PT-2b-CTLFireability-08 3271886 m, 70246 m/sec, 21276333 t fired, .

Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 51/830 22/32 DLCshifumi-PT-2b-CTLFireability-08 3614309 m, 68484 m/sec, 23549287 t fired, .

Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 56/830 24/32 DLCshifumi-PT-2b-CTLFireability-08 3961098 m, 69357 m/sec, 25831572 t fired, .

Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 61/830 26/32 DLCshifumi-PT-2b-CTLFireability-08 4312242 m, 70228 m/sec, 28114393 t fired, .

Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 66/830 28/32 DLCshifumi-PT-2b-CTLFireability-08 4661428 m, 69837 m/sec, 30356522 t fired, .

Time elapsed: 344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 71/830 30/32 DLCshifumi-PT-2b-CTLFireability-08 5006765 m, 69067 m/sec, 32600225 t fired, .

Time elapsed: 349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 76/830 32/32 DLCshifumi-PT-2b-CTLFireability-08 5341343 m, 66915 m/sec, 34830394 t fired, .

Time elapsed: 354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 25 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 48 (type EXCL) for 47 DLCshifumi-PT-2b-CTLFireability-14
lola: time limit : 1080 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/1080 3/32 DLCshifumi-PT-2b-CTLFireability-14 433416 m, 86683 m/sec, 2389909 t fired, .

Time elapsed: 364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/1080 6/32 DLCshifumi-PT-2b-CTLFireability-14 848633 m, 83043 m/sec, 4658884 t fired, .

Time elapsed: 369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/1080 8/32 DLCshifumi-PT-2b-CTLFireability-14 1265073 m, 83288 m/sec, 6898877 t fired, .

Time elapsed: 374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/1080 11/32 DLCshifumi-PT-2b-CTLFireability-14 1678608 m, 82707 m/sec, 9123886 t fired, .

Time elapsed: 379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/1080 13/32 DLCshifumi-PT-2b-CTLFireability-14 2076948 m, 79668 m/sec, 11348879 t fired, .

Time elapsed: 384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/1080 15/32 DLCshifumi-PT-2b-CTLFireability-14 2472915 m, 79193 m/sec, 13568813 t fired, .

Time elapsed: 389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/1080 17/32 DLCshifumi-PT-2b-CTLFireability-14 2866848 m, 78786 m/sec, 15770694 t fired, .

Time elapsed: 394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/1080 20/32 DLCshifumi-PT-2b-CTLFireability-14 3264548 m, 79540 m/sec, 17967946 t fired, .

Time elapsed: 399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/1080 22/32 DLCshifumi-PT-2b-CTLFireability-14 3655471 m, 78184 m/sec, 20156557 t fired, .

Time elapsed: 404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/1080 24/32 DLCshifumi-PT-2b-CTLFireability-14 4051418 m, 79189 m/sec, 22348806 t fired, .

Time elapsed: 409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 55/1080 27/32 DLCshifumi-PT-2b-CTLFireability-14 4451853 m, 80087 m/sec, 24548808 t fired, .

Time elapsed: 414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 60/1080 29/32 DLCshifumi-PT-2b-CTLFireability-14 4852695 m, 80168 m/sec, 26735338 t fired, .

Time elapsed: 419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 65/1080 31/32 DLCshifumi-PT-2b-CTLFireability-14 5237327 m, 76926 m/sec, 28935581 t fired, .

Time elapsed: 424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 48 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 19 (type EXCL) for 18 DLCshifumi-PT-2b-CTLFireability-06
lola: time limit : 1585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/1585 3/32 DLCshifumi-PT-2b-CTLFireability-06 342907 m, 68581 m/sec, 2419038 t fired, .

Time elapsed: 434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/1585 5/32 DLCshifumi-PT-2b-CTLFireability-06 677294 m, 66877 m/sec, 4782037 t fired, .

Time elapsed: 439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/1585 7/32 DLCshifumi-PT-2b-CTLFireability-06 1003949 m, 65331 m/sec, 7086603 t fired, .

Time elapsed: 444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/1585 9/32 DLCshifumi-PT-2b-CTLFireability-06 1328523 m, 64914 m/sec, 9388764 t fired, .

Time elapsed: 449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/1585 10/32 DLCshifumi-PT-2b-CTLFireability-06 1647877 m, 63870 m/sec, 11686304 t fired, .

Time elapsed: 454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/1585 12/32 DLCshifumi-PT-2b-CTLFireability-06 1970432 m, 64511 m/sec, 13975022 t fired, .

Time elapsed: 459 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/1585 14/32 DLCshifumi-PT-2b-CTLFireability-06 2293283 m, 64570 m/sec, 16264436 t fired, .

Time elapsed: 464 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/1585 16/32 DLCshifumi-PT-2b-CTLFireability-06 2607101 m, 62763 m/sec, 18557432 t fired, .

Time elapsed: 469 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/1585 18/32 DLCshifumi-PT-2b-CTLFireability-06 2928989 m, 64377 m/sec, 20819065 t fired, .

Time elapsed: 474 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/1585 20/32 DLCshifumi-PT-2b-CTLFireability-06 3247117 m, 63625 m/sec, 23104769 t fired, .

Time elapsed: 479 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/1585 22/32 DLCshifumi-PT-2b-CTLFireability-06 3560420 m, 62660 m/sec, 25390350 t fired, .

Time elapsed: 484 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/1585 24/32 DLCshifumi-PT-2b-CTLFireability-06 3879607 m, 63837 m/sec, 27663239 t fired, .

Time elapsed: 489 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/1585 26/32 DLCshifumi-PT-2b-CTLFireability-06 4191190 m, 62316 m/sec, 29920829 t fired, .

Time elapsed: 494 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/1585 27/32 DLCshifumi-PT-2b-CTLFireability-06 4505610 m, 62884 m/sec, 32177868 t fired, .

Time elapsed: 499 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/1585 29/32 DLCshifumi-PT-2b-CTLFireability-06 4813519 m, 61581 m/sec, 34441230 t fired, .

Time elapsed: 504 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 80/1585 31/32 DLCshifumi-PT-2b-CTLFireability-06 5117830 m, 60862 m/sec, 36712977 t fired, .

Time elapsed: 509 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 19 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 13 (type EXCL) for 12 DLCshifumi-PT-2b-CTLFireability-04
lola: time limit : 3086 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-04
lola: result : true
lola: markings : 19
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-01: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-03: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: CTL true CTL model checker
DLCshifumi-PT-2b-CTLFireability-05: CTL unknown AGGR
DLCshifumi-PT-2b-CTLFireability-06: CTL unknown AGGR
DLCshifumi-PT-2b-CTLFireability-07: CTL unknown AGGR
DLCshifumi-PT-2b-CTLFireability-08: CTL unknown AGGR
DLCshifumi-PT-2b-CTLFireability-09: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: DISJ true CTL model checker
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-12: CTL unknown AGGR
DLCshifumi-PT-2b-CTLFireability-14: CTL unknown AGGR


Time elapsed: 514 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-2b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCshifumi-PT-2b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478800802"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-2b.tgz
mv DLCshifumi-PT-2b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;