Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478700770.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-12b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478700770
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.3M
-rw-r--r-- 1 mcc users 5.9K Feb 25 18:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 25 18:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 25 18:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 25 18:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 18:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 85K Feb 25 18:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 18:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 18:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.9M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-12b-CTLFireability-00
FORMULA_NAME DLCround-PT-12b-CTLFireability-01
FORMULA_NAME DLCround-PT-12b-CTLFireability-02
FORMULA_NAME DLCround-PT-12b-CTLFireability-03
FORMULA_NAME DLCround-PT-12b-CTLFireability-04
FORMULA_NAME DLCround-PT-12b-CTLFireability-05
FORMULA_NAME DLCround-PT-12b-CTLFireability-06
FORMULA_NAME DLCround-PT-12b-CTLFireability-07
FORMULA_NAME DLCround-PT-12b-CTLFireability-08
FORMULA_NAME DLCround-PT-12b-CTLFireability-09
FORMULA_NAME DLCround-PT-12b-CTLFireability-10
FORMULA_NAME DLCround-PT-12b-CTLFireability-11
FORMULA_NAME DLCround-PT-12b-CTLFireability-12
FORMULA_NAME DLCround-PT-12b-CTLFireability-13
FORMULA_NAME DLCround-PT-12b-CTLFireability-14
FORMULA_NAME DLCround-PT-12b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678278702989

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-12b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 12:31:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 12:31:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 12:31:44] [INFO ] Load time of PNML (sax parser for PT used): 224 ms
[2023-03-08 12:31:44] [INFO ] Transformed 4848 places.
[2023-03-08 12:31:44] [INFO ] Transformed 7836 transitions.
[2023-03-08 12:31:44] [INFO ] Found NUPN structural information;
[2023-03-08 12:31:44] [INFO ] Parsed PT model containing 4848 places and 7836 transitions and 22188 arcs in 572 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 21 ms.
Support contains 235 out of 4848 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4848/4848 places, 7836/7836 transitions.
Discarding 832 places :
Symmetric choice reduction at 0 with 832 rule applications. Total rules 832 place count 4016 transition count 7004
Iterating global reduction 0 with 832 rules applied. Total rules applied 1664 place count 4016 transition count 7004
Discarding 667 places :
Symmetric choice reduction at 0 with 667 rule applications. Total rules 2331 place count 3349 transition count 6337
Iterating global reduction 0 with 667 rules applied. Total rules applied 2998 place count 3349 transition count 6337
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 0 with 11 rules applied. Total rules applied 3009 place count 3349 transition count 6326
Discarding 70 places :
Symmetric choice reduction at 1 with 70 rule applications. Total rules 3079 place count 3279 transition count 6162
Iterating global reduction 1 with 70 rules applied. Total rules applied 3149 place count 3279 transition count 6162
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 3185 place count 3243 transition count 6126
Iterating global reduction 1 with 36 rules applied. Total rules applied 3221 place count 3243 transition count 6126
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 3225 place count 3243 transition count 6122
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 3245 place count 3223 transition count 6102
Iterating global reduction 2 with 20 rules applied. Total rules applied 3265 place count 3223 transition count 6102
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 3285 place count 3203 transition count 6082
Iterating global reduction 2 with 20 rules applied. Total rules applied 3305 place count 3203 transition count 6082
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 3324 place count 3184 transition count 6063
Iterating global reduction 2 with 19 rules applied. Total rules applied 3343 place count 3184 transition count 6063
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 3351 place count 3176 transition count 6055
Iterating global reduction 2 with 8 rules applied. Total rules applied 3359 place count 3176 transition count 6055
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 3365 place count 3170 transition count 6049
Iterating global reduction 2 with 6 rules applied. Total rules applied 3371 place count 3170 transition count 6049
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 3377 place count 3164 transition count 6043
Iterating global reduction 2 with 6 rules applied. Total rules applied 3383 place count 3164 transition count 6043
Applied a total of 3383 rules in 2434 ms. Remains 3164 /4848 variables (removed 1684) and now considering 6043/7836 (removed 1793) transitions.
// Phase 1: matrix 6043 rows 3164 cols
[2023-03-08 12:31:47] [INFO ] Computed 277 place invariants in 46 ms
[2023-03-08 12:31:48] [INFO ] Implicit Places using invariants in 922 ms returned []
[2023-03-08 12:31:48] [INFO ] Invariant cache hit.
[2023-03-08 12:31:50] [INFO ] Implicit Places using invariants and state equation in 1691 ms returned []
Implicit Place search using SMT with State Equation took 2641 ms to find 0 implicit places.
[2023-03-08 12:31:50] [INFO ] Invariant cache hit.
[2023-03-08 12:31:53] [INFO ] Dead Transitions using invariants and state equation in 3359 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3164/4848 places, 6043/7836 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8438 ms. Remains : 3164/4848 places, 6043/7836 transitions.
Support contains 235 out of 3164 places after structural reductions.
[2023-03-08 12:31:54] [INFO ] Flatten gal took : 305 ms
[2023-03-08 12:31:54] [INFO ] Flatten gal took : 173 ms
[2023-03-08 12:31:54] [INFO ] Input system was already deterministic with 6043 transitions.
Support contains 233 out of 3164 places (down from 235) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 633 ms. (steps per millisecond=15 ) properties (out of 132) seen :55
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 77) seen :0
Running SMT prover for 77 properties.
[2023-03-08 12:31:55] [INFO ] Invariant cache hit.
[2023-03-08 12:31:59] [INFO ] [Real]Absence check using 277 positive place invariants in 237 ms returned sat
[2023-03-08 12:32:00] [INFO ] After 5005ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:77
[2023-03-08 12:32:04] [INFO ] [Nat]Absence check using 277 positive place invariants in 258 ms returned sat
[2023-03-08 12:32:20] [INFO ] After 12601ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :75
[2023-03-08 12:32:24] [INFO ] Deduced a trap composed of 302 places in 298 ms of which 4 ms to minimize.
[2023-03-08 12:32:24] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 659 ms
[2023-03-08 12:32:25] [INFO ] After 17766ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :75
Attempting to minimize the solution found.
Minimization took 8 ms.
[2023-03-08 12:32:25] [INFO ] After 25051ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :75
Fused 77 Parikh solutions to 71 different solutions.
Parikh walk visited 55 properties in 7111 ms.
Support contains 42 out of 3164 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Graph (trivial) has 2693 edges and 3164 vertex of which 682 / 3164 are part of one of the 56 SCC in 11 ms
Free SCC test removed 626 places
Drop transitions removed 712 transitions
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 729 transitions.
Drop transitions removed 497 transitions
Trivial Post-agglo rules discarded 497 transitions
Performed 497 trivial Post agglomeration. Transition count delta: 497
Iterating post reduction 0 with 497 rules applied. Total rules applied 498 place count 2538 transition count 4817
Reduce places removed 497 places and 0 transitions.
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 1 with 549 rules applied. Total rules applied 1047 place count 2041 transition count 4765
Reduce places removed 34 places and 0 transitions.
Iterating post reduction 2 with 34 rules applied. Total rules applied 1081 place count 2007 transition count 4765
Performed 254 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 254 Pre rules applied. Total rules applied 1081 place count 2007 transition count 4511
Deduced a syphon composed of 254 places in 28 ms
Reduce places removed 254 places and 0 transitions.
Iterating global reduction 3 with 508 rules applied. Total rules applied 1589 place count 1753 transition count 4511
Discarding 110 places :
Symmetric choice reduction at 3 with 110 rule applications. Total rules 1699 place count 1643 transition count 3750
Iterating global reduction 3 with 110 rules applied. Total rules applied 1809 place count 1643 transition count 3750
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1812 place count 1643 transition count 3747
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 31 Pre rules applied. Total rules applied 1812 place count 1643 transition count 3716
Deduced a syphon composed of 31 places in 22 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 4 with 62 rules applied. Total rules applied 1874 place count 1612 transition count 3716
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1875 place count 1611 transition count 3703
Iterating global reduction 4 with 1 rules applied. Total rules applied 1876 place count 1611 transition count 3703
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1877 place count 1611 transition count 3702
Performed 603 Post agglomeration using F-continuation condition with reduction of 9 identical transitions.
Deduced a syphon composed of 603 places in 1 ms
Reduce places removed 603 places and 0 transitions.
Iterating global reduction 5 with 1206 rules applied. Total rules applied 3083 place count 1008 transition count 3090
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 5 with 12 rules applied. Total rules applied 3095 place count 1008 transition count 3078
Renaming transitions due to excessive name length > 1024 char.
Discarding 33 places :
Symmetric choice reduction at 6 with 33 rule applications. Total rules 3128 place count 975 transition count 2559
Iterating global reduction 6 with 33 rules applied. Total rules applied 3161 place count 975 transition count 2559
Ensure Unique test removed 29 transitions
Reduce isomorphic transitions removed 29 transitions.
Iterating post reduction 6 with 29 rules applied. Total rules applied 3190 place count 975 transition count 2530
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: -142
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 7 with 32 rules applied. Total rules applied 3222 place count 959 transition count 2672
Drop transitions removed 12 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 7 with 15 rules applied. Total rules applied 3237 place count 959 transition count 2657
Discarding 2 places :
Symmetric choice reduction at 8 with 2 rule applications. Total rules 3239 place count 957 transition count 2604
Iterating global reduction 8 with 2 rules applied. Total rules applied 3241 place count 957 transition count 2604
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 3243 place count 957 transition count 2602
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -22
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 9 with 4 rules applied. Total rules applied 3247 place count 955 transition count 2624
Drop transitions removed 52 transitions
Redundant transition composition rules discarded 52 transitions
Iterating global reduction 9 with 52 rules applied. Total rules applied 3299 place count 955 transition count 2572
Discarding 15 places :
Symmetric choice reduction at 9 with 15 rule applications. Total rules 3314 place count 940 transition count 2557
Iterating global reduction 9 with 15 rules applied. Total rules applied 3329 place count 940 transition count 2557
Discarding 15 places :
Symmetric choice reduction at 9 with 15 rule applications. Total rules 3344 place count 925 transition count 2306
Iterating global reduction 9 with 15 rules applied. Total rules applied 3359 place count 925 transition count 2306
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 9 with 15 rules applied. Total rules applied 3374 place count 925 transition count 2291
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 10 with 26 rules applied. Total rules applied 3400 place count 912 transition count 2278
Discarding 13 places :
Symmetric choice reduction at 10 with 13 rule applications. Total rules 3413 place count 899 transition count 2064
Iterating global reduction 10 with 13 rules applied. Total rules applied 3426 place count 899 transition count 2064
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 10 with 13 rules applied. Total rules applied 3439 place count 899 transition count 2051
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: -36
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 11 with 10 rules applied. Total rules applied 3449 place count 894 transition count 2087
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 11 with 4 rules applied. Total rules applied 3453 place count 894 transition count 2083
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 12 with 19 rules applied. Total rules applied 3472 place count 894 transition count 2064
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -27
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 12 with 8 rules applied. Total rules applied 3480 place count 890 transition count 2091
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 12 with 4 rules applied. Total rules applied 3484 place count 890 transition count 2087
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 13 with 19 rules applied. Total rules applied 3503 place count 890 transition count 2068
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 13 with 8 rules applied. Total rules applied 3511 place count 886 transition count 2096
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 13 with 4 rules applied. Total rules applied 3515 place count 886 transition count 2092
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 14 with 19 rules applied. Total rules applied 3534 place count 886 transition count 2073
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -34
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 14 with 8 rules applied. Total rules applied 3542 place count 882 transition count 2107
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 14 with 4 rules applied. Total rules applied 3546 place count 882 transition count 2103
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 15 with 19 rules applied. Total rules applied 3565 place count 882 transition count 2084
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -37
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 15 with 8 rules applied. Total rules applied 3573 place count 878 transition count 2121
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 15 with 4 rules applied. Total rules applied 3577 place count 878 transition count 2117
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 16 with 19 rules applied. Total rules applied 3596 place count 878 transition count 2098
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -37
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 16 with 8 rules applied. Total rules applied 3604 place count 874 transition count 2135
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 16 with 4 rules applied. Total rules applied 3608 place count 874 transition count 2131
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 17 with 19 rules applied. Total rules applied 3627 place count 874 transition count 2112
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -35
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 17 with 8 rules applied. Total rules applied 3635 place count 870 transition count 2147
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 17 with 4 rules applied. Total rules applied 3639 place count 870 transition count 2143
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 18 with 19 rules applied. Total rules applied 3658 place count 870 transition count 2124
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -31
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 18 with 8 rules applied. Total rules applied 3666 place count 866 transition count 2155
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 18 with 4 rules applied. Total rules applied 3670 place count 866 transition count 2151
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 19 with 19 rules applied. Total rules applied 3689 place count 866 transition count 2132
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -22
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 19 with 8 rules applied. Total rules applied 3697 place count 862 transition count 2154
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 19 with 4 rules applied. Total rules applied 3701 place count 862 transition count 2150
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 20 with 19 rules applied. Total rules applied 3720 place count 862 transition count 2131
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 20 with 8 rules applied. Total rules applied 3728 place count 858 transition count 2150
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 20 with 4 rules applied. Total rules applied 3732 place count 858 transition count 2146
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 21 with 19 rules applied. Total rules applied 3751 place count 858 transition count 2127
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 21 with 8 rules applied. Total rules applied 3759 place count 854 transition count 2147
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 21 with 4 rules applied. Total rules applied 3763 place count 854 transition count 2143
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 22 with 19 rules applied. Total rules applied 3782 place count 854 transition count 2124
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 22 with 8 rules applied. Total rules applied 3790 place count 850 transition count 2152
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 22 with 4 rules applied. Total rules applied 3794 place count 850 transition count 2148
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 23 with 19 rules applied. Total rules applied 3813 place count 850 transition count 2129
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -31
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 23 with 8 rules applied. Total rules applied 3821 place count 846 transition count 2160
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 23 with 4 rules applied. Total rules applied 3825 place count 846 transition count 2156
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 24 with 19 rules applied. Total rules applied 3844 place count 846 transition count 2137
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 24 with 6 rules applied. Total rules applied 3850 place count 843 transition count 2157
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 24 with 3 rules applied. Total rules applied 3853 place count 843 transition count 2154
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 25 with 10 rules applied. Total rules applied 3863 place count 843 transition count 2144
Free-agglomeration rule applied 430 times with reduction of 208 identical transitions.
Iterating global reduction 25 with 430 rules applied. Total rules applied 4293 place count 843 transition count 1506
Reduce places removed 430 places and 0 transitions.
Drop transitions removed 561 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 563 transitions.
Graph (complete) has 1231 edges and 413 vertex of which 323 are kept as prefixes of interest. Removing 90 places using SCC suffix rule.1 ms
Discarding 90 places :
Also discarding 20 output transitions
Drop transitions removed 20 transitions
Iterating post reduction 25 with 994 rules applied. Total rules applied 5287 place count 323 transition count 923
Drop transitions removed 42 transitions
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 51 transitions.
Iterating post reduction 26 with 51 rules applied. Total rules applied 5338 place count 323 transition count 872
Discarding 80 places :
Symmetric choice reduction at 27 with 80 rule applications. Total rules 5418 place count 243 transition count 693
Iterating global reduction 27 with 80 rules applied. Total rules applied 5498 place count 243 transition count 693
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -17
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 5500 place count 242 transition count 710
Drop transitions removed 9 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 27 with 10 rules applied. Total rules applied 5510 place count 242 transition count 700
Drop transitions removed 90 transitions
Redundant transition composition rules discarded 90 transitions
Iterating global reduction 28 with 90 rules applied. Total rules applied 5600 place count 242 transition count 610
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 5602 place count 241 transition count 609
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 28 with 10 rules applied. Total rules applied 5612 place count 241 transition count 599
Free-agglomeration rule applied 1 times.
Iterating global reduction 28 with 1 rules applied. Total rules applied 5613 place count 241 transition count 598
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 14 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 28 with 17 rules applied. Total rules applied 5630 place count 240 transition count 582
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 29 with 1 rules applied. Total rules applied 5631 place count 240 transition count 586
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 29 with 6 rules applied. Total rules applied 5637 place count 239 transition count 581
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 30 with 1 rules applied. Total rules applied 5638 place count 238 transition count 580
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 30 with 5 rules applied. Total rules applied 5643 place count 233 transition count 580
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 31 with 6 rules applied. Total rules applied 5649 place count 229 transition count 578
Drop transitions removed 2 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 31 with 5 rules applied. Total rules applied 5654 place count 229 transition count 573
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 32 with 54 rules applied. Total rules applied 5708 place count 193 transition count 555
Drop transitions removed 8 transitions
Ensure Unique test removed 75 transitions
Reduce isomorphic transitions removed 83 transitions.
Graph (trivial) has 14 edges and 193 vertex of which 6 / 193 are part of one of the 3 SCC in 0 ms
Free SCC test removed 3 places
Iterating post reduction 32 with 84 rules applied. Total rules applied 5792 place count 190 transition count 472
Drop transitions removed 34 transitions
Reduce isomorphic transitions removed 34 transitions.
Iterating post reduction 33 with 34 rules applied. Total rules applied 5826 place count 190 transition count 438
Drop transitions removed 94 transitions
Redundant transition composition rules discarded 94 transitions
Iterating global reduction 34 with 94 rules applied. Total rules applied 5920 place count 190 transition count 344
Reduce places removed 4 places and 0 transitions.
Graph (complete) has 499 edges and 186 vertex of which 174 are kept as prefixes of interest. Removing 12 places using SCC suffix rule.0 ms
Discarding 12 places :
Also discarding 0 output transitions
Iterating post reduction 34 with 5 rules applied. Total rules applied 5925 place count 174 transition count 344
Drop transitions removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 35 with 12 rules applied. Total rules applied 5937 place count 174 transition count 332
Discarding 18 places :
Symmetric choice reduction at 36 with 18 rule applications. Total rules 5955 place count 156 transition count 293
Iterating global reduction 36 with 18 rules applied. Total rules applied 5973 place count 156 transition count 293
Free-agglomeration rule applied 1 times.
Iterating global reduction 36 with 1 rules applied. Total rules applied 5974 place count 156 transition count 292
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 36 with 1 rules applied. Total rules applied 5975 place count 155 transition count 292
Applied a total of 5975 rules in 2489 ms. Remains 155 /3164 variables (removed 3009) and now considering 292/6043 (removed 5751) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2489 ms. Remains : 155/3164 places, 292/6043 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 117 ms. (steps per millisecond=85 ) properties (out of 20) seen :19
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 12:32:35] [INFO ] Flow matrix only has 217 transitions (discarded 75 similar events)
// Phase 1: matrix 217 rows 155 cols
[2023-03-08 12:32:35] [INFO ] Computed 72 place invariants in 4 ms
[2023-03-08 12:32:35] [INFO ] [Real]Absence check using 72 positive place invariants in 9 ms returned sat
[2023-03-08 12:32:35] [INFO ] After 49ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-08 12:32:35] [INFO ] State equation strengthened by 24 read => feed constraints.
[2023-03-08 12:32:35] [INFO ] After 5ms SMT Verify possible using 24 Read/Feed constraints in real domain returned unsat :1 sat :0
[2023-03-08 12:32:35] [INFO ] After 117ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-03-08 12:32:36] [INFO ] Flatten gal took : 134 ms
[2023-03-08 12:32:36] [INFO ] Flatten gal took : 133 ms
[2023-03-08 12:32:36] [INFO ] Input system was already deterministic with 6043 transitions.
Computed a total of 575 stabilizing places and 575 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 3116 transition count 5935
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 3116 transition count 5935
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 120 place count 3092 transition count 5911
Iterating global reduction 0 with 24 rules applied. Total rules applied 144 place count 3092 transition count 5911
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 145 place count 3092 transition count 5910
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 148 place count 3089 transition count 5907
Iterating global reduction 1 with 3 rules applied. Total rules applied 151 place count 3089 transition count 5907
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 154 place count 3086 transition count 5904
Iterating global reduction 1 with 3 rules applied. Total rules applied 157 place count 3086 transition count 5904
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 159 place count 3084 transition count 5902
Iterating global reduction 1 with 2 rules applied. Total rules applied 161 place count 3084 transition count 5902
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 163 place count 3082 transition count 5900
Iterating global reduction 1 with 2 rules applied. Total rules applied 165 place count 3082 transition count 5900
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 166 place count 3081 transition count 5899
Iterating global reduction 1 with 1 rules applied. Total rules applied 167 place count 3081 transition count 5899
Applied a total of 167 rules in 1154 ms. Remains 3081 /3164 variables (removed 83) and now considering 5899/6043 (removed 144) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1155 ms. Remains : 3081/3164 places, 5899/6043 transitions.
[2023-03-08 12:32:37] [INFO ] Flatten gal took : 104 ms
[2023-03-08 12:32:38] [INFO ] Flatten gal took : 126 ms
[2023-03-08 12:32:38] [INFO ] Input system was already deterministic with 5899 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 67 places :
Symmetric choice reduction at 0 with 67 rule applications. Total rules 67 place count 3097 transition count 5886
Iterating global reduction 0 with 67 rules applied. Total rules applied 134 place count 3097 transition count 5886
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 169 place count 3062 transition count 5851
Iterating global reduction 0 with 35 rules applied. Total rules applied 204 place count 3062 transition count 5851
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 206 place count 3062 transition count 5849
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 213 place count 3055 transition count 5827
Iterating global reduction 1 with 7 rules applied. Total rules applied 220 place count 3055 transition count 5827
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 225 place count 3050 transition count 5822
Iterating global reduction 1 with 5 rules applied. Total rules applied 230 place count 3050 transition count 5822
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 233 place count 3047 transition count 5819
Iterating global reduction 1 with 3 rules applied. Total rules applied 236 place count 3047 transition count 5819
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 239 place count 3044 transition count 5816
Iterating global reduction 1 with 3 rules applied. Total rules applied 242 place count 3044 transition count 5816
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 244 place count 3042 transition count 5814
Iterating global reduction 1 with 2 rules applied. Total rules applied 246 place count 3042 transition count 5814
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 247 place count 3041 transition count 5813
Iterating global reduction 1 with 1 rules applied. Total rules applied 248 place count 3041 transition count 5813
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 249 place count 3040 transition count 5812
Iterating global reduction 1 with 1 rules applied. Total rules applied 250 place count 3040 transition count 5812
Applied a total of 250 rules in 1397 ms. Remains 3040 /3164 variables (removed 124) and now considering 5812/6043 (removed 231) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1398 ms. Remains : 3040/3164 places, 5812/6043 transitions.
[2023-03-08 12:32:39] [INFO ] Flatten gal took : 106 ms
[2023-03-08 12:32:40] [INFO ] Flatten gal took : 111 ms
[2023-03-08 12:32:40] [INFO ] Input system was already deterministic with 5812 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 66 places :
Symmetric choice reduction at 0 with 66 rule applications. Total rules 66 place count 3098 transition count 5902
Iterating global reduction 0 with 66 rules applied. Total rules applied 132 place count 3098 transition count 5902
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 167 place count 3063 transition count 5867
Iterating global reduction 0 with 35 rules applied. Total rules applied 202 place count 3063 transition count 5867
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 204 place count 3063 transition count 5865
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 210 place count 3057 transition count 5844
Iterating global reduction 1 with 6 rules applied. Total rules applied 216 place count 3057 transition count 5844
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 220 place count 3053 transition count 5840
Iterating global reduction 1 with 4 rules applied. Total rules applied 224 place count 3053 transition count 5840
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 226 place count 3051 transition count 5838
Iterating global reduction 1 with 2 rules applied. Total rules applied 228 place count 3051 transition count 5838
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 230 place count 3049 transition count 5836
Iterating global reduction 1 with 2 rules applied. Total rules applied 232 place count 3049 transition count 5836
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 234 place count 3047 transition count 5834
Iterating global reduction 1 with 2 rules applied. Total rules applied 236 place count 3047 transition count 5834
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 237 place count 3046 transition count 5833
Iterating global reduction 1 with 1 rules applied. Total rules applied 238 place count 3046 transition count 5833
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 239 place count 3045 transition count 5832
Iterating global reduction 1 with 1 rules applied. Total rules applied 240 place count 3045 transition count 5832
Applied a total of 240 rules in 1387 ms. Remains 3045 /3164 variables (removed 119) and now considering 5832/6043 (removed 211) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1388 ms. Remains : 3045/3164 places, 5832/6043 transitions.
[2023-03-08 12:32:41] [INFO ] Flatten gal took : 97 ms
[2023-03-08 12:32:41] [INFO ] Flatten gal took : 108 ms
[2023-03-08 12:32:42] [INFO ] Input system was already deterministic with 5832 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Graph (trivial) has 2741 edges and 3164 vertex of which 682 / 3164 are part of one of the 56 SCC in 1 ms
Free SCC test removed 626 places
Ensure Unique test removed 673 transitions
Reduce isomorphic transitions removed 673 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 510 transitions
Trivial Post-agglo rules discarded 510 transitions
Performed 510 trivial Post agglomeration. Transition count delta: 510
Iterating post reduction 0 with 510 rules applied. Total rules applied 511 place count 2537 transition count 4859
Reduce places removed 510 places and 0 transitions.
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 1 with 563 rules applied. Total rules applied 1074 place count 2027 transition count 4806
Reduce places removed 34 places and 0 transitions.
Iterating post reduction 2 with 34 rules applied. Total rules applied 1108 place count 1993 transition count 4806
Performed 253 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 253 Pre rules applied. Total rules applied 1108 place count 1993 transition count 4553
Deduced a syphon composed of 253 places in 27 ms
Reduce places removed 253 places and 0 transitions.
Iterating global reduction 3 with 506 rules applied. Total rules applied 1614 place count 1740 transition count 4553
Discarding 128 places :
Symmetric choice reduction at 3 with 128 rule applications. Total rules 1742 place count 1612 transition count 3624
Iterating global reduction 3 with 128 rules applied. Total rules applied 1870 place count 1612 transition count 3624
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1873 place count 1612 transition count 3621
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 36 Pre rules applied. Total rules applied 1873 place count 1612 transition count 3585
Deduced a syphon composed of 36 places in 24 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 4 with 72 rules applied. Total rules applied 1945 place count 1576 transition count 3585
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1946 place count 1575 transition count 3572
Iterating global reduction 4 with 1 rules applied. Total rules applied 1947 place count 1575 transition count 3572
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1948 place count 1575 transition count 3571
Performed 563 Post agglomeration using F-continuation condition.Transition count delta: 563
Deduced a syphon composed of 563 places in 1 ms
Reduce places removed 563 places and 0 transitions.
Iterating global reduction 5 with 1126 rules applied. Total rules applied 3074 place count 1012 transition count 3008
Renaming transitions due to excessive name length > 1024 char.
Discarding 37 places :
Symmetric choice reduction at 5 with 37 rule applications. Total rules 3111 place count 975 transition count 2428
Iterating global reduction 5 with 37 rules applied. Total rules applied 3148 place count 975 transition count 2428
Ensure Unique test removed 30 transitions
Reduce isomorphic transitions removed 30 transitions.
Iterating post reduction 5 with 30 rules applied. Total rules applied 3178 place count 975 transition count 2398
Drop transitions removed 25 transitions
Redundant transition composition rules discarded 25 transitions
Iterating global reduction 6 with 25 rules applied. Total rules applied 3203 place count 975 transition count 2373
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 6 with 13 rules applied. Total rules applied 3216 place count 975 transition count 2360
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 7 with 13 rules applied. Total rules applied 3229 place count 962 transition count 2360
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 3231 place count 960 transition count 2358
Applied a total of 3231 rules in 618 ms. Remains 960 /3164 variables (removed 2204) and now considering 2358/6043 (removed 3685) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 619 ms. Remains : 960/3164 places, 2358/6043 transitions.
[2023-03-08 12:32:42] [INFO ] Flatten gal took : 54 ms
[2023-03-08 12:32:42] [INFO ] Flatten gal took : 63 ms
[2023-03-08 12:32:43] [INFO ] Input system was already deterministic with 2358 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 3099 transition count 5888
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 3099 transition count 5888
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 163 place count 3066 transition count 5855
Iterating global reduction 0 with 33 rules applied. Total rules applied 196 place count 3066 transition count 5855
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 198 place count 3066 transition count 5853
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 205 place count 3059 transition count 5831
Iterating global reduction 1 with 7 rules applied. Total rules applied 212 place count 3059 transition count 5831
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 217 place count 3054 transition count 5826
Iterating global reduction 1 with 5 rules applied. Total rules applied 222 place count 3054 transition count 5826
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 225 place count 3051 transition count 5823
Iterating global reduction 1 with 3 rules applied. Total rules applied 228 place count 3051 transition count 5823
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 231 place count 3048 transition count 5820
Iterating global reduction 1 with 3 rules applied. Total rules applied 234 place count 3048 transition count 5820
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 236 place count 3046 transition count 5818
Iterating global reduction 1 with 2 rules applied. Total rules applied 238 place count 3046 transition count 5818
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 239 place count 3045 transition count 5817
Iterating global reduction 1 with 1 rules applied. Total rules applied 240 place count 3045 transition count 5817
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 241 place count 3044 transition count 5816
Iterating global reduction 1 with 1 rules applied. Total rules applied 242 place count 3044 transition count 5816
Applied a total of 242 rules in 1495 ms. Remains 3044 /3164 variables (removed 120) and now considering 5816/6043 (removed 227) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1497 ms. Remains : 3044/3164 places, 5816/6043 transitions.
[2023-03-08 12:32:44] [INFO ] Flatten gal took : 100 ms
[2023-03-08 12:32:44] [INFO ] Flatten gal took : 105 ms
[2023-03-08 12:32:45] [INFO ] Input system was already deterministic with 5816 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 67 places :
Symmetric choice reduction at 0 with 67 rule applications. Total rules 67 place count 3097 transition count 5886
Iterating global reduction 0 with 67 rules applied. Total rules applied 134 place count 3097 transition count 5886
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 170 place count 3061 transition count 5850
Iterating global reduction 0 with 36 rules applied. Total rules applied 206 place count 3061 transition count 5850
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 208 place count 3061 transition count 5848
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 215 place count 3054 transition count 5826
Iterating global reduction 1 with 7 rules applied. Total rules applied 222 place count 3054 transition count 5826
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 227 place count 3049 transition count 5821
Iterating global reduction 1 with 5 rules applied. Total rules applied 232 place count 3049 transition count 5821
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 235 place count 3046 transition count 5818
Iterating global reduction 1 with 3 rules applied. Total rules applied 238 place count 3046 transition count 5818
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 241 place count 3043 transition count 5815
Iterating global reduction 1 with 3 rules applied. Total rules applied 244 place count 3043 transition count 5815
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 246 place count 3041 transition count 5813
Iterating global reduction 1 with 2 rules applied. Total rules applied 248 place count 3041 transition count 5813
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 249 place count 3040 transition count 5812
Iterating global reduction 1 with 1 rules applied. Total rules applied 250 place count 3040 transition count 5812
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 251 place count 3039 transition count 5811
Iterating global reduction 1 with 1 rules applied. Total rules applied 252 place count 3039 transition count 5811
Applied a total of 252 rules in 1485 ms. Remains 3039 /3164 variables (removed 125) and now considering 5811/6043 (removed 232) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1485 ms. Remains : 3039/3164 places, 5811/6043 transitions.
[2023-03-08 12:32:46] [INFO ] Flatten gal took : 109 ms
[2023-03-08 12:32:46] [INFO ] Flatten gal took : 121 ms
[2023-03-08 12:32:47] [INFO ] Input system was already deterministic with 5811 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 3101 transition count 5890
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 3101 transition count 5890
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 159 place count 3068 transition count 5857
Iterating global reduction 0 with 33 rules applied. Total rules applied 192 place count 3068 transition count 5857
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 193 place count 3068 transition count 5856
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 200 place count 3061 transition count 5834
Iterating global reduction 1 with 7 rules applied. Total rules applied 207 place count 3061 transition count 5834
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 212 place count 3056 transition count 5829
Iterating global reduction 1 with 5 rules applied. Total rules applied 217 place count 3056 transition count 5829
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 220 place count 3053 transition count 5826
Iterating global reduction 1 with 3 rules applied. Total rules applied 223 place count 3053 transition count 5826
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 226 place count 3050 transition count 5823
Iterating global reduction 1 with 3 rules applied. Total rules applied 229 place count 3050 transition count 5823
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 231 place count 3048 transition count 5821
Iterating global reduction 1 with 2 rules applied. Total rules applied 233 place count 3048 transition count 5821
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 234 place count 3047 transition count 5820
Iterating global reduction 1 with 1 rules applied. Total rules applied 235 place count 3047 transition count 5820
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 236 place count 3046 transition count 5819
Iterating global reduction 1 with 1 rules applied. Total rules applied 237 place count 3046 transition count 5819
Applied a total of 237 rules in 1431 ms. Remains 3046 /3164 variables (removed 118) and now considering 5819/6043 (removed 224) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1431 ms. Remains : 3046/3164 places, 5819/6043 transitions.
[2023-03-08 12:32:48] [INFO ] Flatten gal took : 97 ms
[2023-03-08 12:32:48] [INFO ] Flatten gal took : 108 ms
[2023-03-08 12:32:49] [INFO ] Input system was already deterministic with 5819 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Graph (trivial) has 2725 edges and 3164 vertex of which 656 / 3164 are part of one of the 56 SCC in 1 ms
Free SCC test removed 600 places
Ensure Unique test removed 644 transitions
Reduce isomorphic transitions removed 644 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 517 transitions
Trivial Post-agglo rules discarded 517 transitions
Performed 517 trivial Post agglomeration. Transition count delta: 517
Iterating post reduction 0 with 517 rules applied. Total rules applied 518 place count 2563 transition count 4881
Reduce places removed 517 places and 0 transitions.
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 1 with 570 rules applied. Total rules applied 1088 place count 2046 transition count 4828
Reduce places removed 34 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 35 rules applied. Total rules applied 1123 place count 2012 transition count 4827
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 1124 place count 2011 transition count 4827
Performed 256 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 256 Pre rules applied. Total rules applied 1124 place count 2011 transition count 4571
Deduced a syphon composed of 256 places in 30 ms
Reduce places removed 256 places and 0 transitions.
Iterating global reduction 4 with 512 rules applied. Total rules applied 1636 place count 1755 transition count 4571
Discarding 124 places :
Symmetric choice reduction at 4 with 124 rule applications. Total rules 1760 place count 1631 transition count 3661
Iterating global reduction 4 with 124 rules applied. Total rules applied 1884 place count 1631 transition count 3661
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1887 place count 1631 transition count 3658
Performed 35 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 35 Pre rules applied. Total rules applied 1887 place count 1631 transition count 3623
Deduced a syphon composed of 35 places in 24 ms
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 5 with 70 rules applied. Total rules applied 1957 place count 1596 transition count 3623
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1958 place count 1595 transition count 3610
Iterating global reduction 5 with 1 rules applied. Total rules applied 1959 place count 1595 transition count 3610
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1960 place count 1595 transition count 3609
Performed 568 Post agglomeration using F-continuation condition.Transition count delta: 568
Deduced a syphon composed of 568 places in 2 ms
Reduce places removed 568 places and 0 transitions.
Iterating global reduction 6 with 1136 rules applied. Total rules applied 3096 place count 1027 transition count 3041
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 3097 place count 1027 transition count 3040
Renaming transitions due to excessive name length > 1024 char.
Discarding 36 places :
Symmetric choice reduction at 7 with 36 rule applications. Total rules 3133 place count 991 transition count 2476
Iterating global reduction 7 with 36 rules applied. Total rules applied 3169 place count 991 transition count 2476
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 7 with 28 rules applied. Total rules applied 3197 place count 991 transition count 2448
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 3199 place count 990 transition count 2447
Drop transitions removed 24 transitions
Redundant transition composition rules discarded 24 transitions
Iterating global reduction 8 with 24 rules applied. Total rules applied 3223 place count 990 transition count 2423
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 8 with 13 rules applied. Total rules applied 3236 place count 990 transition count 2410
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 9 with 13 rules applied. Total rules applied 3249 place count 977 transition count 2410
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 10 with 1 rules applied. Total rules applied 3250 place count 977 transition count 2410
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 10 with 1 rules applied. Total rules applied 3251 place count 977 transition count 2409
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 3253 place count 975 transition count 2407
Applied a total of 3253 rules in 677 ms. Remains 975 /3164 variables (removed 2189) and now considering 2407/6043 (removed 3636) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 678 ms. Remains : 975/3164 places, 2407/6043 transitions.
[2023-03-08 12:32:49] [INFO ] Flatten gal took : 44 ms
[2023-03-08 12:32:49] [INFO ] Flatten gal took : 47 ms
[2023-03-08 12:32:49] [INFO ] Input system was already deterministic with 2407 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 3099 transition count 5888
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 3099 transition count 5888
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 164 place count 3065 transition count 5854
Iterating global reduction 0 with 34 rules applied. Total rules applied 198 place count 3065 transition count 5854
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 200 place count 3065 transition count 5852
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 207 place count 3058 transition count 5830
Iterating global reduction 1 with 7 rules applied. Total rules applied 214 place count 3058 transition count 5830
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 219 place count 3053 transition count 5825
Iterating global reduction 1 with 5 rules applied. Total rules applied 224 place count 3053 transition count 5825
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 227 place count 3050 transition count 5822
Iterating global reduction 1 with 3 rules applied. Total rules applied 230 place count 3050 transition count 5822
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 233 place count 3047 transition count 5819
Iterating global reduction 1 with 3 rules applied. Total rules applied 236 place count 3047 transition count 5819
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 238 place count 3045 transition count 5817
Iterating global reduction 1 with 2 rules applied. Total rules applied 240 place count 3045 transition count 5817
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 241 place count 3044 transition count 5816
Iterating global reduction 1 with 1 rules applied. Total rules applied 242 place count 3044 transition count 5816
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 243 place count 3043 transition count 5815
Iterating global reduction 1 with 1 rules applied. Total rules applied 244 place count 3043 transition count 5815
Applied a total of 244 rules in 1540 ms. Remains 3043 /3164 variables (removed 121) and now considering 5815/6043 (removed 228) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1540 ms. Remains : 3043/3164 places, 5815/6043 transitions.
[2023-03-08 12:32:51] [INFO ] Flatten gal took : 97 ms
[2023-03-08 12:32:51] [INFO ] Flatten gal took : 107 ms
[2023-03-08 12:32:51] [INFO ] Input system was already deterministic with 5815 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 61 place count 3103 transition count 5892
Iterating global reduction 0 with 61 rules applied. Total rules applied 122 place count 3103 transition count 5892
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 155 place count 3070 transition count 5859
Iterating global reduction 0 with 33 rules applied. Total rules applied 188 place count 3070 transition count 5859
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 190 place count 3070 transition count 5857
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 196 place count 3064 transition count 5836
Iterating global reduction 1 with 6 rules applied. Total rules applied 202 place count 3064 transition count 5836
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 206 place count 3060 transition count 5832
Iterating global reduction 1 with 4 rules applied. Total rules applied 210 place count 3060 transition count 5832
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 212 place count 3058 transition count 5830
Iterating global reduction 1 with 2 rules applied. Total rules applied 214 place count 3058 transition count 5830
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 216 place count 3056 transition count 5828
Iterating global reduction 1 with 2 rules applied. Total rules applied 218 place count 3056 transition count 5828
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 219 place count 3055 transition count 5827
Iterating global reduction 1 with 1 rules applied. Total rules applied 220 place count 3055 transition count 5827
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 221 place count 3054 transition count 5826
Iterating global reduction 1 with 1 rules applied. Total rules applied 222 place count 3054 transition count 5826
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 223 place count 3053 transition count 5825
Iterating global reduction 1 with 1 rules applied. Total rules applied 224 place count 3053 transition count 5825
Applied a total of 224 rules in 1451 ms. Remains 3053 /3164 variables (removed 111) and now considering 5825/6043 (removed 218) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1451 ms. Remains : 3053/3164 places, 5825/6043 transitions.
[2023-03-08 12:32:53] [INFO ] Flatten gal took : 92 ms
[2023-03-08 12:32:53] [INFO ] Flatten gal took : 101 ms
[2023-03-08 12:32:53] [INFO ] Input system was already deterministic with 5825 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 3100 transition count 5919
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 3100 transition count 5919
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 163 place count 3065 transition count 5884
Iterating global reduction 0 with 35 rules applied. Total rules applied 198 place count 3065 transition count 5884
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 200 place count 3065 transition count 5882
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 206 place count 3059 transition count 5876
Iterating global reduction 1 with 6 rules applied. Total rules applied 212 place count 3059 transition count 5876
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 217 place count 3054 transition count 5871
Iterating global reduction 1 with 5 rules applied. Total rules applied 222 place count 3054 transition count 5871
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 225 place count 3051 transition count 5868
Iterating global reduction 1 with 3 rules applied. Total rules applied 228 place count 3051 transition count 5868
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 231 place count 3048 transition count 5865
Iterating global reduction 1 with 3 rules applied. Total rules applied 234 place count 3048 transition count 5865
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 236 place count 3046 transition count 5863
Iterating global reduction 1 with 2 rules applied. Total rules applied 238 place count 3046 transition count 5863
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 239 place count 3045 transition count 5862
Iterating global reduction 1 with 1 rules applied. Total rules applied 240 place count 3045 transition count 5862
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 241 place count 3044 transition count 5861
Iterating global reduction 1 with 1 rules applied. Total rules applied 242 place count 3044 transition count 5861
Applied a total of 242 rules in 1350 ms. Remains 3044 /3164 variables (removed 120) and now considering 5861/6043 (removed 182) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1350 ms. Remains : 3044/3164 places, 5861/6043 transitions.
[2023-03-08 12:32:55] [INFO ] Flatten gal took : 87 ms
[2023-03-08 12:32:55] [INFO ] Flatten gal took : 95 ms
[2023-03-08 12:32:55] [INFO ] Input system was already deterministic with 5861 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 61 place count 3103 transition count 5937
Iterating global reduction 0 with 61 rules applied. Total rules applied 122 place count 3103 transition count 5937
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 157 place count 3068 transition count 5902
Iterating global reduction 0 with 35 rules applied. Total rules applied 192 place count 3068 transition count 5902
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 194 place count 3068 transition count 5900
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 201 place count 3061 transition count 5878
Iterating global reduction 1 with 7 rules applied. Total rules applied 208 place count 3061 transition count 5878
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 213 place count 3056 transition count 5873
Iterating global reduction 1 with 5 rules applied. Total rules applied 218 place count 3056 transition count 5873
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 221 place count 3053 transition count 5870
Iterating global reduction 1 with 3 rules applied. Total rules applied 224 place count 3053 transition count 5870
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 227 place count 3050 transition count 5867
Iterating global reduction 1 with 3 rules applied. Total rules applied 230 place count 3050 transition count 5867
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 232 place count 3048 transition count 5865
Iterating global reduction 1 with 2 rules applied. Total rules applied 234 place count 3048 transition count 5865
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 235 place count 3047 transition count 5864
Iterating global reduction 1 with 1 rules applied. Total rules applied 236 place count 3047 transition count 5864
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 237 place count 3046 transition count 5863
Iterating global reduction 1 with 1 rules applied. Total rules applied 238 place count 3046 transition count 5863
Applied a total of 238 rules in 1440 ms. Remains 3046 /3164 variables (removed 118) and now considering 5863/6043 (removed 180) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1440 ms. Remains : 3046/3164 places, 5863/6043 transitions.
[2023-03-08 12:32:57] [INFO ] Flatten gal took : 89 ms
[2023-03-08 12:32:57] [INFO ] Flatten gal took : 95 ms
[2023-03-08 12:32:57] [INFO ] Input system was already deterministic with 5863 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 66 places :
Symmetric choice reduction at 0 with 66 rule applications. Total rules 66 place count 3098 transition count 5887
Iterating global reduction 0 with 66 rules applied. Total rules applied 132 place count 3098 transition count 5887
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 167 place count 3063 transition count 5852
Iterating global reduction 0 with 35 rules applied. Total rules applied 202 place count 3063 transition count 5852
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 204 place count 3063 transition count 5850
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 211 place count 3056 transition count 5828
Iterating global reduction 1 with 7 rules applied. Total rules applied 218 place count 3056 transition count 5828
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 223 place count 3051 transition count 5823
Iterating global reduction 1 with 5 rules applied. Total rules applied 228 place count 3051 transition count 5823
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 231 place count 3048 transition count 5820
Iterating global reduction 1 with 3 rules applied. Total rules applied 234 place count 3048 transition count 5820
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 236 place count 3046 transition count 5818
Iterating global reduction 1 with 2 rules applied. Total rules applied 238 place count 3046 transition count 5818
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 239 place count 3045 transition count 5817
Iterating global reduction 1 with 1 rules applied. Total rules applied 240 place count 3045 transition count 5817
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 241 place count 3044 transition count 5816
Iterating global reduction 1 with 1 rules applied. Total rules applied 242 place count 3044 transition count 5816
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 243 place count 3043 transition count 5815
Iterating global reduction 1 with 1 rules applied. Total rules applied 244 place count 3043 transition count 5815
Applied a total of 244 rules in 1333 ms. Remains 3043 /3164 variables (removed 121) and now considering 5815/6043 (removed 228) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1333 ms. Remains : 3043/3164 places, 5815/6043 transitions.
[2023-03-08 12:32:58] [INFO ] Flatten gal took : 89 ms
[2023-03-08 12:32:59] [INFO ] Flatten gal took : 95 ms
[2023-03-08 12:32:59] [INFO ] Input system was already deterministic with 5815 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 67 places :
Symmetric choice reduction at 0 with 67 rule applications. Total rules 67 place count 3097 transition count 5886
Iterating global reduction 0 with 67 rules applied. Total rules applied 134 place count 3097 transition count 5886
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 169 place count 3062 transition count 5851
Iterating global reduction 0 with 35 rules applied. Total rules applied 204 place count 3062 transition count 5851
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 206 place count 3062 transition count 5849
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 213 place count 3055 transition count 5827
Iterating global reduction 1 with 7 rules applied. Total rules applied 220 place count 3055 transition count 5827
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 225 place count 3050 transition count 5822
Iterating global reduction 1 with 5 rules applied. Total rules applied 230 place count 3050 transition count 5822
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 233 place count 3047 transition count 5819
Iterating global reduction 1 with 3 rules applied. Total rules applied 236 place count 3047 transition count 5819
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 239 place count 3044 transition count 5816
Iterating global reduction 1 with 3 rules applied. Total rules applied 242 place count 3044 transition count 5816
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 244 place count 3042 transition count 5814
Iterating global reduction 1 with 2 rules applied. Total rules applied 246 place count 3042 transition count 5814
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 247 place count 3041 transition count 5813
Iterating global reduction 1 with 1 rules applied. Total rules applied 248 place count 3041 transition count 5813
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 249 place count 3040 transition count 5812
Iterating global reduction 1 with 1 rules applied. Total rules applied 250 place count 3040 transition count 5812
Applied a total of 250 rules in 1332 ms. Remains 3040 /3164 variables (removed 124) and now considering 5812/6043 (removed 231) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1333 ms. Remains : 3040/3164 places, 5812/6043 transitions.
[2023-03-08 12:33:00] [INFO ] Flatten gal took : 88 ms
[2023-03-08 12:33:00] [INFO ] Flatten gal took : 96 ms
[2023-03-08 12:33:01] [INFO ] Input system was already deterministic with 5812 transitions.
Starting structural reductions in LTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 3100 transition count 5919
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 3100 transition count 5919
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 162 place count 3066 transition count 5885
Iterating global reduction 0 with 34 rules applied. Total rules applied 196 place count 3066 transition count 5885
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 198 place count 3066 transition count 5883
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 205 place count 3059 transition count 5861
Iterating global reduction 1 with 7 rules applied. Total rules applied 212 place count 3059 transition count 5861
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 217 place count 3054 transition count 5856
Iterating global reduction 1 with 5 rules applied. Total rules applied 222 place count 3054 transition count 5856
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 225 place count 3051 transition count 5853
Iterating global reduction 1 with 3 rules applied. Total rules applied 228 place count 3051 transition count 5853
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 231 place count 3048 transition count 5850
Iterating global reduction 1 with 3 rules applied. Total rules applied 234 place count 3048 transition count 5850
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 236 place count 3046 transition count 5848
Iterating global reduction 1 with 2 rules applied. Total rules applied 238 place count 3046 transition count 5848
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 239 place count 3045 transition count 5847
Iterating global reduction 1 with 1 rules applied. Total rules applied 240 place count 3045 transition count 5847
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 241 place count 3044 transition count 5846
Iterating global reduction 1 with 1 rules applied. Total rules applied 242 place count 3044 transition count 5846
Applied a total of 242 rules in 1343 ms. Remains 3044 /3164 variables (removed 120) and now considering 5846/6043 (removed 197) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1344 ms. Remains : 3044/3164 places, 5846/6043 transitions.
[2023-03-08 12:33:02] [INFO ] Flatten gal took : 87 ms
[2023-03-08 12:33:02] [INFO ] Flatten gal took : 96 ms
[2023-03-08 12:33:02] [INFO ] Input system was already deterministic with 5846 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 3164/3164 places, 6043/6043 transitions.
Graph (trivial) has 2705 edges and 3164 vertex of which 629 / 3164 are part of one of the 56 SCC in 2 ms
Free SCC test removed 573 places
Ensure Unique test removed 612 transitions
Reduce isomorphic transitions removed 612 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 517 transitions
Trivial Post-agglo rules discarded 517 transitions
Performed 517 trivial Post agglomeration. Transition count delta: 517
Iterating post reduction 0 with 517 rules applied. Total rules applied 518 place count 2590 transition count 4913
Reduce places removed 517 places and 0 transitions.
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 1 with 570 rules applied. Total rules applied 1088 place count 2073 transition count 4860
Reduce places removed 34 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 2 with 38 rules applied. Total rules applied 1126 place count 2039 transition count 4856
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 1130 place count 2035 transition count 4856
Performed 263 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 263 Pre rules applied. Total rules applied 1130 place count 2035 transition count 4593
Deduced a syphon composed of 263 places in 30 ms
Reduce places removed 263 places and 0 transitions.
Iterating global reduction 4 with 526 rules applied. Total rules applied 1656 place count 1772 transition count 4593
Discarding 113 places :
Symmetric choice reduction at 4 with 113 rule applications. Total rules 1769 place count 1659 transition count 3754
Iterating global reduction 4 with 113 rules applied. Total rules applied 1882 place count 1659 transition count 3754
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1885 place count 1659 transition count 3751
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 31 Pre rules applied. Total rules applied 1885 place count 1659 transition count 3720
Deduced a syphon composed of 31 places in 25 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 5 with 62 rules applied. Total rules applied 1947 place count 1628 transition count 3720
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1948 place count 1627 transition count 3707
Iterating global reduction 5 with 1 rules applied. Total rules applied 1949 place count 1627 transition count 3707
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1950 place count 1627 transition count 3706
Performed 577 Post agglomeration using F-continuation condition.Transition count delta: 577
Deduced a syphon composed of 577 places in 1 ms
Reduce places removed 577 places and 0 transitions.
Iterating global reduction 6 with 1154 rules applied. Total rules applied 3104 place count 1050 transition count 3129
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 3107 place count 1050 transition count 3126
Renaming transitions due to excessive name length > 1024 char.
Discarding 32 places :
Symmetric choice reduction at 7 with 32 rule applications. Total rules 3139 place count 1018 transition count 2623
Iterating global reduction 7 with 32 rules applied. Total rules applied 3171 place count 1018 transition count 2623
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Iterating post reduction 7 with 23 rules applied. Total rules applied 3194 place count 1018 transition count 2600
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 8 with 6 rules applied. Total rules applied 3200 place count 1015 transition count 2597
Drop transitions removed 27 transitions
Redundant transition composition rules discarded 27 transitions
Iterating global reduction 8 with 27 rules applied. Total rules applied 3227 place count 1015 transition count 2570
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 8 with 12 rules applied. Total rules applied 3239 place count 1015 transition count 2558
Reduce places removed 12 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 9 with 13 rules applied. Total rules applied 3252 place count 1003 transition count 2557
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 10 with 1 rules applied. Total rules applied 3253 place count 1002 transition count 2557
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 11 with 1 rules applied. Total rules applied 3254 place count 1002 transition count 2557
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 11 with 1 rules applied. Total rules applied 3255 place count 1002 transition count 2556
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 3257 place count 1000 transition count 2554
Applied a total of 3257 rules in 663 ms. Remains 1000 /3164 variables (removed 2164) and now considering 2554/6043 (removed 3489) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 663 ms. Remains : 1000/3164 places, 2554/6043 transitions.
[2023-03-08 12:33:03] [INFO ] Flatten gal took : 61 ms
[2023-03-08 12:33:03] [INFO ] Flatten gal took : 72 ms
[2023-03-08 12:33:03] [INFO ] Input system was already deterministic with 2554 transitions.
[2023-03-08 12:33:03] [INFO ] Flatten gal took : 123 ms
[2023-03-08 12:33:03] [INFO ] Flatten gal took : 117 ms
[2023-03-08 12:33:04] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 12:33:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 3164 places, 6043 transitions and 18410 arcs took 24 ms.
Total runtime 79689 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-12b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA DLCround-PT-12b-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678279171289

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-12b-CTLFireability-03
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCround-PT-12b-CTLFireability-03
lola: result : false
lola: markings : 23
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 52 (type EXCL) for 42 DLCround-PT-12b-CTLFireability-14
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DLCround-PT-12b-CTLFireability-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-12b-CTLFireability-07
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCround-PT-12b-CTLFireability-07
lola: result : false
lola: markings : 33
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 DLCround-PT-12b-CTLFireability-15
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 2/253 1/32 DLCround-PT-12b-CTLFireability-15 19268 m, 3853 m/sec, 40798 t fired, .

Time elapsed: 56 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 7/253 1/32 DLCround-PT-12b-CTLFireability-15 143282 m, 24802 m/sec, 299341 t fired, .

Time elapsed: 61 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 12/253 3/32 DLCround-PT-12b-CTLFireability-15 418908 m, 55125 m/sec, 876758 t fired, .

Time elapsed: 66 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 17/253 4/32 DLCround-PT-12b-CTLFireability-15 721198 m, 60458 m/sec, 1506858 t fired, .

Time elapsed: 71 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 22/253 6/32 DLCround-PT-12b-CTLFireability-15 1023253 m, 60411 m/sec, 2133873 t fired, .

Time elapsed: 76 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 27/253 7/32 DLCround-PT-12b-CTLFireability-15 1318888 m, 59127 m/sec, 2758246 t fired, .

Time elapsed: 81 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 32/253 9/32 DLCround-PT-12b-CTLFireability-15 1612834 m, 58789 m/sec, 3371788 t fired, .

Time elapsed: 86 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 37/253 10/32 DLCround-PT-12b-CTLFireability-15 1905851 m, 58603 m/sec, 3985050 t fired, .

Time elapsed: 91 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 42/253 11/32 DLCround-PT-12b-CTLFireability-15 2199590 m, 58747 m/sec, 4595578 t fired, .

Time elapsed: 96 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 47/253 13/32 DLCround-PT-12b-CTLFireability-15 2488294 m, 57740 m/sec, 5205396 t fired, .

Time elapsed: 101 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 52/253 14/32 DLCround-PT-12b-CTLFireability-15 2780402 m, 58421 m/sec, 5827922 t fired, .

Time elapsed: 106 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 57/253 16/32 DLCround-PT-12b-CTLFireability-15 3072504 m, 58420 m/sec, 6449903 t fired, .

Time elapsed: 111 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 62/253 17/32 DLCround-PT-12b-CTLFireability-15 3363017 m, 58102 m/sec, 7070252 t fired, .

Time elapsed: 116 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 67/253 18/32 DLCround-PT-12b-CTLFireability-15 3652149 m, 57826 m/sec, 7682767 t fired, .

Time elapsed: 121 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 72/253 20/32 DLCround-PT-12b-CTLFireability-15 3940576 m, 57685 m/sec, 8297372 t fired, .

Time elapsed: 126 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 77/253 21/32 DLCround-PT-12b-CTLFireability-15 4220474 m, 55979 m/sec, 8904259 t fired, .

Time elapsed: 131 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 82/253 23/32 DLCround-PT-12b-CTLFireability-15 4504425 m, 56790 m/sec, 9504414 t fired, .

Time elapsed: 136 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 87/253 24/32 DLCround-PT-12b-CTLFireability-15 4794798 m, 58074 m/sec, 10110455 t fired, .

Time elapsed: 141 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 92/253 25/32 DLCround-PT-12b-CTLFireability-15 5084426 m, 57925 m/sec, 10714747 t fired, .

Time elapsed: 146 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 97/253 26/32 DLCround-PT-12b-CTLFireability-15 5253036 m, 33722 m/sec, 11066690 t fired, .

Time elapsed: 151 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 102/253 27/32 DLCround-PT-12b-CTLFireability-15 5422156 m, 33824 m/sec, 11429786 t fired, .

Time elapsed: 156 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 107/253 27/32 DLCround-PT-12b-CTLFireability-15 5581693 m, 31907 m/sec, 11774818 t fired, .

Time elapsed: 161 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 112/253 28/32 DLCround-PT-12b-CTLFireability-15 5703653 m, 24392 m/sec, 12036237 t fired, .

Time elapsed: 166 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 118/253 29/32 DLCround-PT-12b-CTLFireability-15 5875735 m, 34416 m/sec, 12399720 t fired, .

Time elapsed: 172 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 123/253 30/32 DLCround-PT-12b-CTLFireability-15 6106954 m, 46243 m/sec, 12890265 t fired, .

Time elapsed: 177 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 128/253 30/32 DLCround-PT-12b-CTLFireability-15 6195353 m, 17679 m/sec, 13079712 t fired, .

Time elapsed: 182 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 136/253 31/32 DLCround-PT-12b-CTLFireability-15 6423243 m, 45578 m/sec, 13575916 t fired, .

Time elapsed: 190 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 141/253 32/32 DLCround-PT-12b-CTLFireability-15 6573864 m, 30124 m/sec, 13906492 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for DLCround-PT-12b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 42 DLCround-PT-12b-CTLFireability-14
lola: time limit : 261 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/261 6/32 DLCround-PT-12b-CTLFireability-14 237465 m, 47493 m/sec, 260381 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/261 11/32 DLCround-PT-12b-CTLFireability-14 480875 m, 48682 m/sec, 527840 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/261 15/32 DLCround-PT-12b-CTLFireability-14 719462 m, 47717 m/sec, 790308 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/261 21/32 DLCround-PT-12b-CTLFireability-14 960992 m, 48306 m/sec, 1055668 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/261 26/32 DLCround-PT-12b-CTLFireability-14 1194276 m, 46656 m/sec, 1311329 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/261 30/32 DLCround-PT-12b-CTLFireability-14 1440410 m, 49226 m/sec, 1581473 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for DLCround-PT-12b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 DLCround-PT-12b-CTLFireability-13
lola: time limit : 280 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DLCround-PT-12b-CTLFireability-13
lola: result : true
lola: markings : 1328
lola: fired transitions : 1329
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-12b-CTLFireability-12
lola: time limit : 305 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/305 2/32 DLCround-PT-12b-CTLFireability-12 88268 m, 17653 m/sec, 182200 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/305 4/32 DLCround-PT-12b-CTLFireability-12 191398 m, 20626 m/sec, 394858 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/305 6/32 DLCround-PT-12b-CTLFireability-12 294594 m, 20639 m/sec, 606665 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/305 9/32 DLCround-PT-12b-CTLFireability-12 396898 m, 20460 m/sec, 816626 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/305 11/32 DLCround-PT-12b-CTLFireability-12 499844 m, 20589 m/sec, 1028030 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/305 13/32 DLCround-PT-12b-CTLFireability-12 602614 m, 20554 m/sec, 1239202 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/305 15/32 DLCround-PT-12b-CTLFireability-12 708171 m, 21111 m/sec, 1455830 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/305 17/32 DLCround-PT-12b-CTLFireability-12 809616 m, 20289 m/sec, 1664053 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/305 19/32 DLCround-PT-12b-CTLFireability-12 912747 m, 20626 m/sec, 1875734 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/305 21/32 DLCround-PT-12b-CTLFireability-12 1013296 m, 20109 m/sec, 2082339 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/305 23/32 DLCround-PT-12b-CTLFireability-12 1116268 m, 20594 m/sec, 2294156 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/305 25/32 DLCround-PT-12b-CTLFireability-12 1218549 m, 20456 m/sec, 2505098 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/305 27/32 DLCround-PT-12b-CTLFireability-12 1323725 m, 21035 m/sec, 2721870 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/305 30/32 DLCround-PT-12b-CTLFireability-12 1429187 m, 21092 m/sec, 2938492 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/305 32/32 DLCround-PT-12b-CTLFireability-12 1527363 m, 19635 m/sec, 3142156 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for DLCround-PT-12b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-12b-CTLFireability-11
lola: time limit : 328 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/328 5/32 DLCround-PT-12b-CTLFireability-11 145689 m, 29137 m/sec, 292214 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/328 8/32 DLCround-PT-12b-CTLFireability-11 264392 m, 23740 m/sec, 529925 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/328 9/32 DLCround-PT-12b-CTLFireability-11 357329 m, 18587 m/sec, 716041 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/328 12/32 DLCround-PT-12b-CTLFireability-11 482744 m, 25083 m/sec, 967332 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/328 17/32 DLCround-PT-12b-CTLFireability-11 639498 m, 31350 m/sec, 1281453 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/328 19/32 DLCround-PT-12b-CTLFireability-11 793762 m, 30852 m/sec, 1590541 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/328 22/32 DLCround-PT-12b-CTLFireability-11 949324 m, 31112 m/sec, 1902211 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 42/328 24/32 DLCround-PT-12b-CTLFireability-11 1041864 m, 18508 m/sec, 2087622 t fired, .

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 47/328 27/32 DLCround-PT-12b-CTLFireability-11 1187309 m, 29089 m/sec, 2379040 t fired, .

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 52/328 29/32 DLCround-PT-12b-CTLFireability-11 1334731 m, 29484 m/sec, 2674440 t fired, .

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 57/328 32/32 DLCround-PT-12b-CTLFireability-11 1476515 m, 28356 m/sec, 2958504 t fired, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-12b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 DLCround-PT-12b-CTLFireability-10
lola: time limit : 358 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/358 1/32 DLCround-PT-12b-CTLFireability-10 97 m, 19 m/sec, 99 t fired, .

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 498 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-12b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-12b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478700770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-12b.tgz
mv DLCround-PT-12b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;