Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478700762.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-12a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478700762
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 6.9K Feb 25 19:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K Feb 25 19:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 19:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 19:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Feb 25 20:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 98K Feb 25 20:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Feb 25 20:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Feb 25 20:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 871K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-12a-CTLFireability-00
FORMULA_NAME DLCround-PT-12a-CTLFireability-01
FORMULA_NAME DLCround-PT-12a-CTLFireability-02
FORMULA_NAME DLCround-PT-12a-CTLFireability-03
FORMULA_NAME DLCround-PT-12a-CTLFireability-04
FORMULA_NAME DLCround-PT-12a-CTLFireability-05
FORMULA_NAME DLCround-PT-12a-CTLFireability-06
FORMULA_NAME DLCround-PT-12a-CTLFireability-07
FORMULA_NAME DLCround-PT-12a-CTLFireability-08
FORMULA_NAME DLCround-PT-12a-CTLFireability-09
FORMULA_NAME DLCround-PT-12a-CTLFireability-10
FORMULA_NAME DLCround-PT-12a-CTLFireability-11
FORMULA_NAME DLCround-PT-12a-CTLFireability-12
FORMULA_NAME DLCround-PT-12a-CTLFireability-13
FORMULA_NAME DLCround-PT-12a-CTLFireability-14
FORMULA_NAME DLCround-PT-12a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678278582905

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-12a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 12:29:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 12:29:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 12:29:44] [INFO ] Load time of PNML (sax parser for PT used): 132 ms
[2023-03-08 12:29:44] [INFO ] Transformed 419 places.
[2023-03-08 12:29:44] [INFO ] Transformed 3407 transitions.
[2023-03-08 12:29:44] [INFO ] Found NUPN structural information;
[2023-03-08 12:29:44] [INFO ] Parsed PT model containing 419 places and 3407 transitions and 13330 arcs in 207 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 17 ms.
Ensure Unique test removed 315 transitions
Reduce redundant transitions removed 315 transitions.
Support contains 187 out of 419 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 419/419 places, 3092/3092 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 412 transition count 2986
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 412 transition count 2986
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 16 place count 412 transition count 2984
Drop transitions removed 1112 transitions
Redundant transition composition rules discarded 1112 transitions
Iterating global reduction 1 with 1112 rules applied. Total rules applied 1128 place count 412 transition count 1872
Applied a total of 1128 rules in 120 ms. Remains 412 /419 variables (removed 7) and now considering 1872/3092 (removed 1220) transitions.
[2023-03-08 12:29:44] [INFO ] Flow matrix only has 241 transitions (discarded 1631 similar events)
// Phase 1: matrix 241 rows 412 cols
[2023-03-08 12:29:44] [INFO ] Computed 277 place invariants in 8 ms
[2023-03-08 12:29:45] [INFO ] Implicit Places using invariants in 1103 ms returned [152, 153, 155, 156, 157, 162, 164, 166, 167, 168, 169, 170, 172, 173, 175, 176, 177, 178, 180, 184, 185, 186, 187, 189, 191, 192, 193, 194, 196, 198, 199, 200, 201, 203, 206, 207, 208, 209, 211, 212, 214, 215, 216, 217, 218, 220, 222, 223, 225, 226, 227, 228, 229, 231, 232, 233, 234, 236, 237, 241, 242, 243, 244, 245, 246, 247, 248, 250, 252, 255, 256, 257, 260, 267, 269, 270, 274, 275, 276, 277, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 293, 294, 295, 296, 297, 301, 304, 307, 309, 310, 311, 313, 319, 321, 324, 325, 326, 328, 330, 331, 332, 333, 334, 337, 339, 341, 342, 344, 346, 348, 350, 351, 352, 355, 358, 359, 360, 361, 367, 368, 369, 370, 372, 373, 376, 377, 378, 379, 380, 382, 384, 385, 386, 387, 392, 393, 394, 397, 398, 399, 402, 403, 405, 407, 409, 410]
Discarding 158 places :
Ensure Unique test removed 874 transitions
Reduce isomorphic transitions removed 874 transitions.
Implicit Place search using SMT only with invariants took 1156 ms to find 158 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 254/419 places, 998/3092 transitions.
Drop transitions removed 671 transitions
Redundant transition composition rules discarded 671 transitions
Iterating global reduction 0 with 671 rules applied. Total rules applied 671 place count 254 transition count 327
Applied a total of 671 rules in 16 ms. Remains 254 /254 variables (removed 0) and now considering 327/998 (removed 671) transitions.
[2023-03-08 12:29:45] [INFO ] Flow matrix only has 241 transitions (discarded 86 similar events)
// Phase 1: matrix 241 rows 254 cols
[2023-03-08 12:29:45] [INFO ] Computed 119 place invariants in 5 ms
[2023-03-08 12:29:45] [INFO ] Implicit Places using invariants in 80 ms returned []
[2023-03-08 12:29:45] [INFO ] Flow matrix only has 241 transitions (discarded 86 similar events)
[2023-03-08 12:29:45] [INFO ] Invariant cache hit.
[2023-03-08 12:29:46] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 12:29:46] [INFO ] Implicit Places using invariants and state equation in 123 ms returned []
Implicit Place search using SMT with State Equation took 205 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 254/419 places, 327/3092 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1497 ms. Remains : 254/419 places, 327/3092 transitions.
Support contains 187 out of 254 places after structural reductions.
[2023-03-08 12:29:46] [INFO ] Flatten gal took : 47 ms
[2023-03-08 12:29:46] [INFO ] Flatten gal took : 25 ms
[2023-03-08 12:29:46] [INFO ] Input system was already deterministic with 327 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 241 ms. (steps per millisecond=41 ) properties (out of 108) seen :107
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 12:29:46] [INFO ] Flow matrix only has 241 transitions (discarded 86 similar events)
[2023-03-08 12:29:46] [INFO ] Invariant cache hit.
[2023-03-08 12:29:46] [INFO ] [Real]Absence check using 119 positive place invariants in 22 ms returned sat
[2023-03-08 12:29:46] [INFO ] After 92ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-08 12:29:46] [INFO ] Flatten gal took : 15 ms
[2023-03-08 12:29:46] [INFO ] Flatten gal took : 15 ms
[2023-03-08 12:29:46] [INFO ] Input system was already deterministic with 327 transitions.
Support contains 183 out of 254 places (down from 184) after GAL structural reductions.
Computed a total of 103 stabilizing places and 1 stable transitions
Graph (complete) has 445 edges and 254 vertex of which 152 are kept as prefixes of interest. Removing 102 places using SCC suffix rule.12 ms
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 98 places and 0 transitions.
Iterating post reduction 0 with 98 rules applied. Total rules applied 98 place count 156 transition count 327
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 123 place count 131 transition count 277
Iterating global reduction 1 with 25 rules applied. Total rules applied 148 place count 131 transition count 277
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 150 place count 131 transition count 275
Applied a total of 150 rules in 7 ms. Remains 131 /254 variables (removed 123) and now considering 275/327 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 131/254 places, 275/327 transitions.
[2023-03-08 12:29:46] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:46] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:46] [INFO ] Input system was already deterministic with 275 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 93 places and 0 transitions.
Iterating post reduction 0 with 93 rules applied. Total rules applied 93 place count 161 transition count 327
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 118 place count 136 transition count 277
Iterating global reduction 1 with 25 rules applied. Total rules applied 143 place count 136 transition count 277
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 145 place count 136 transition count 275
Applied a total of 145 rules in 6 ms. Remains 136 /254 variables (removed 118) and now considering 275/327 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 136/254 places, 275/327 transitions.
[2023-03-08 12:29:46] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:46] [INFO ] Flatten gal took : 8 ms
[2023-03-08 12:29:46] [INFO ] Input system was already deterministic with 275 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 96 places and 0 transitions.
Iterating post reduction 0 with 96 rules applied. Total rules applied 96 place count 158 transition count 327
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 121 place count 133 transition count 277
Iterating global reduction 1 with 25 rules applied. Total rules applied 146 place count 133 transition count 277
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 148 place count 133 transition count 275
Applied a total of 148 rules in 5 ms. Remains 133 /254 variables (removed 121) and now considering 275/327 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 133/254 places, 275/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 275 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 100 places and 0 transitions.
Iterating post reduction 0 with 100 rules applied. Total rules applied 100 place count 154 transition count 327
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 127 place count 127 transition count 273
Iterating global reduction 1 with 27 rules applied. Total rules applied 154 place count 127 transition count 273
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 156 place count 127 transition count 271
Applied a total of 156 rules in 5 ms. Remains 127 /254 variables (removed 127) and now considering 271/327 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 127/254 places, 271/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 271 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 81 places and 0 transitions.
Iterating post reduction 0 with 81 rules applied. Total rules applied 81 place count 173 transition count 327
Discarding 19 places :
Symmetric choice reduction at 1 with 19 rule applications. Total rules 100 place count 154 transition count 289
Iterating global reduction 1 with 19 rules applied. Total rules applied 119 place count 154 transition count 289
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 121 place count 154 transition count 287
Applied a total of 121 rules in 5 ms. Remains 154 /254 variables (removed 100) and now considering 287/327 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 154/254 places, 287/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 8 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 287 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 94 places and 0 transitions.
Iterating post reduction 0 with 94 rules applied. Total rules applied 94 place count 160 transition count 327
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 119 place count 135 transition count 277
Iterating global reduction 1 with 25 rules applied. Total rules applied 144 place count 135 transition count 277
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 146 place count 135 transition count 275
Applied a total of 146 rules in 4 ms. Remains 135 /254 variables (removed 119) and now considering 275/327 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 135/254 places, 275/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 275 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 87 places and 0 transitions.
Iterating post reduction 0 with 87 rules applied. Total rules applied 87 place count 167 transition count 327
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 108 place count 146 transition count 285
Iterating global reduction 1 with 21 rules applied. Total rules applied 129 place count 146 transition count 285
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 130 place count 146 transition count 284
Applied a total of 130 rules in 5 ms. Remains 146 /254 variables (removed 108) and now considering 284/327 (removed 43) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 146/254 places, 284/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 284 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Graph (trivial) has 310 edges and 254 vertex of which 140 / 254 are part of one of the 17 SCC in 3 ms
Free SCC test removed 123 places
Ensure Unique test removed 283 transitions
Reduce isomorphic transitions removed 283 transitions.
Graph (complete) has 162 edges and 131 vertex of which 32 are kept as prefixes of interest. Removing 99 places using SCC suffix rule.1 ms
Discarding 99 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 32 transition count 43
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 31 transition count 43
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 18 place count 17 transition count 28
Iterating global reduction 2 with 14 rules applied. Total rules applied 32 place count 17 transition count 28
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 33 place count 17 transition count 27
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 34 place count 17 transition count 27
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 35 place count 16 transition count 26
Iterating global reduction 2 with 1 rules applied. Total rules applied 36 place count 16 transition count 26
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 37 place count 16 transition count 25
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 38 place count 16 transition count 24
Applied a total of 38 rules in 17 ms. Remains 16 /254 variables (removed 238) and now considering 24/327 (removed 303) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 16/254 places, 24/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 0 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 24 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Graph (trivial) has 307 edges and 254 vertex of which 136 / 254 are part of one of the 17 SCC in 1 ms
Free SCC test removed 119 places
Ensure Unique test removed 275 transitions
Reduce isomorphic transitions removed 275 transitions.
Graph (complete) has 170 edges and 135 vertex of which 37 are kept as prefixes of interest. Removing 98 places using SCC suffix rule.1 ms
Discarding 98 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 37 transition count 51
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 36 transition count 49
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 8 place count 34 transition count 49
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 21 place count 21 transition count 35
Iterating global reduction 3 with 13 rules applied. Total rules applied 34 place count 21 transition count 35
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 3 with 3 rules applied. Total rules applied 37 place count 21 transition count 32
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 38 place count 21 transition count 32
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 39 place count 20 transition count 31
Iterating global reduction 3 with 1 rules applied. Total rules applied 40 place count 20 transition count 31
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 41 place count 20 transition count 30
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 42 place count 20 transition count 29
Applied a total of 42 rules in 12 ms. Remains 20 /254 variables (removed 234) and now considering 29/327 (removed 298) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 20/254 places, 29/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 0 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 29 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 90 places and 0 transitions.
Iterating post reduction 0 with 90 rules applied. Total rules applied 90 place count 164 transition count 327
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 112 place count 142 transition count 283
Iterating global reduction 1 with 22 rules applied. Total rules applied 134 place count 142 transition count 283
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 136 place count 142 transition count 281
Applied a total of 136 rules in 5 ms. Remains 142 /254 variables (removed 112) and now considering 281/327 (removed 46) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 142/254 places, 281/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 281 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 91 places and 0 transitions.
Iterating post reduction 0 with 91 rules applied. Total rules applied 91 place count 163 transition count 327
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 111 place count 143 transition count 287
Iterating global reduction 1 with 20 rules applied. Total rules applied 131 place count 143 transition count 287
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 133 place count 143 transition count 285
Applied a total of 133 rules in 11 ms. Remains 143 /254 variables (removed 111) and now considering 285/327 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 143/254 places, 285/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 285 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Graph (trivial) has 320 edges and 254 vertex of which 149 / 254 are part of one of the 17 SCC in 0 ms
Free SCC test removed 132 places
Ensure Unique test removed 303 transitions
Reduce isomorphic transitions removed 303 transitions.
Graph (complete) has 142 edges and 122 vertex of which 22 are kept as prefixes of interest. Removing 100 places using SCC suffix rule.1 ms
Discarding 100 places :
Also discarding 0 output transitions
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 16 place count 8 transition count 10
Iterating global reduction 0 with 14 rules applied. Total rules applied 30 place count 8 transition count 10
Applied a total of 30 rules in 4 ms. Remains 8 /254 variables (removed 246) and now considering 10/327 (removed 317) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 8/254 places, 10/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 0 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Graph (trivial) has 295 edges and 254 vertex of which 127 / 254 are part of one of the 17 SCC in 1 ms
Free SCC test removed 110 places
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Graph (complete) has 190 edges and 144 vertex of which 48 are kept as prefixes of interest. Removing 96 places using SCC suffix rule.0 ms
Discarding 96 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 48 transition count 70
Reduce places removed 2 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 4 rules applied. Total rules applied 8 place count 46 transition count 68
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 44 transition count 68
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 22 place count 32 transition count 54
Iterating global reduction 3 with 12 rules applied. Total rules applied 34 place count 32 transition count 54
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 36 place count 32 transition count 52
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 38 place count 31 transition count 51
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 5 with 3 rules applied. Total rules applied 41 place count 31 transition count 48
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 42 place count 31 transition count 48
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 43 place count 30 transition count 47
Iterating global reduction 5 with 1 rules applied. Total rules applied 44 place count 30 transition count 47
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 45 place count 30 transition count 46
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 46 place count 30 transition count 45
Applied a total of 46 rules in 15 ms. Remains 30 /254 variables (removed 224) and now considering 45/327 (removed 282) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 30/254 places, 45/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 45 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 91 places and 0 transitions.
Iterating post reduction 0 with 91 rules applied. Total rules applied 91 place count 163 transition count 327
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 118 place count 136 transition count 273
Iterating global reduction 1 with 27 rules applied. Total rules applied 145 place count 136 transition count 273
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 147 place count 136 transition count 271
Applied a total of 147 rules in 4 ms. Remains 136 /254 variables (removed 118) and now considering 271/327 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 136/254 places, 271/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 271 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 92 places and 0 transitions.
Iterating post reduction 0 with 92 rules applied. Total rules applied 92 place count 162 transition count 327
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 113 place count 141 transition count 285
Iterating global reduction 1 with 21 rules applied. Total rules applied 134 place count 141 transition count 285
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 135 place count 141 transition count 284
Applied a total of 135 rules in 4 ms. Remains 141 /254 variables (removed 113) and now considering 284/327 (removed 43) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 141/254 places, 284/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 284 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 327/327 transitions.
Reduce places removed 101 places and 0 transitions.
Iterating post reduction 0 with 101 rules applied. Total rules applied 101 place count 153 transition count 327
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 128 place count 126 transition count 273
Iterating global reduction 1 with 27 rules applied. Total rules applied 155 place count 126 transition count 273
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 157 place count 126 transition count 271
Applied a total of 157 rules in 5 ms. Remains 126 /254 variables (removed 128) and now considering 271/327 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 126/254 places, 271/327 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:29:47] [INFO ] Input system was already deterministic with 271 transitions.
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 9 ms
[2023-03-08 12:29:47] [INFO ] Flatten gal took : 9 ms
[2023-03-08 12:29:47] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-08 12:29:47] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 254 places, 327 transitions and 772 arcs took 1 ms.
Total runtime 3168 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-12a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DLCround-PT-12a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678279149693

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 56 (type SKEL/SRCH) for 9 DLCround-PT-12a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for DLCround-PT-12a-CTLFireability-03
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 57 (type EXCL) for 9 DLCround-PT-12a-CTLFireability-03
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 57 (type EXCL) for DLCround-PT-12a-CTLFireability-03
lola: result : true
lola: markings : 8
lola: fired transitions : 113
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-12a-CTLFireability-02
lola: time limit : 144 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 59 (type FNDP) for 37 DLCround-PT-12a-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type EQUN) for 37 DLCround-PT-12a-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SRCH) for 37 DLCround-PT-12a-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 62 (type SRCH) for DLCround-PT-12a-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 59 (type FNDP) for DLCround-PT-12a-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 60 (type EQUN) for DLCround-PT-12a-CTLFireability-11 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 60 (type EQUN) for DLCround-PT-12a-CTLFireability-11
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/240 4/32 DLCround-PT-12a-CTLFireability-02 740819 m, 148163 m/sec, 3872081 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/240 7/32 DLCround-PT-12a-CTLFireability-02 1483025 m, 148441 m/sec, 7753290 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/240 10/32 DLCround-PT-12a-CTLFireability-02 2198381 m, 143071 m/sec, 11535202 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/240 13/32 DLCround-PT-12a-CTLFireability-02 2885188 m, 137361 m/sec, 15198219 t fired, .

Time elapsed: 20 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/240 16/32 DLCround-PT-12a-CTLFireability-02 3598744 m, 142711 m/sec, 18998574 t fired, .

Time elapsed: 25 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/240 19/32 DLCround-PT-12a-CTLFireability-02 4305744 m, 141400 m/sec, 22695268 t fired, .

Time elapsed: 30 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/240 22/32 DLCround-PT-12a-CTLFireability-02 5000322 m, 138915 m/sec, 26356541 t fired, .

Time elapsed: 35 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/240 25/32 DLCround-PT-12a-CTLFireability-02 5665345 m, 133004 m/sec, 29864146 t fired, .

Time elapsed: 40 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/240 28/32 DLCround-PT-12a-CTLFireability-02 6337712 m, 134473 m/sec, 33390132 t fired, .

Time elapsed: 45 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/240 31/32 DLCround-PT-12a-CTLFireability-02 7064656 m, 145388 m/sec, 37217622 t fired, .

Time elapsed: 50 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-12a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-12a-CTLFireability-15
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/253 3/32 DLCround-PT-12a-CTLFireability-15 602222 m, 120444 m/sec, 4206382 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/253 6/32 DLCround-PT-12a-CTLFireability-15 1223977 m, 124351 m/sec, 7992398 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 15/253 9/32 DLCround-PT-12a-CTLFireability-15 1846775 m, 124559 m/sec, 11605070 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 20/253 12/32 DLCround-PT-12a-CTLFireability-15 2464384 m, 123521 m/sec, 15213051 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 25/253 14/32 DLCround-PT-12a-CTLFireability-15 3068239 m, 120771 m/sec, 18765641 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 30/253 17/32 DLCround-PT-12a-CTLFireability-15 3716006 m, 129553 m/sec, 22364045 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 35/253 20/32 DLCround-PT-12a-CTLFireability-15 4248389 m, 106476 m/sec, 26048433 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 40/253 22/32 DLCround-PT-12a-CTLFireability-15 4867067 m, 123735 m/sec, 29661050 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 45/253 25/32 DLCround-PT-12a-CTLFireability-15 5482208 m, 123028 m/sec, 33189265 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 50/253 28/32 DLCround-PT-12a-CTLFireability-15 6098636 m, 123285 m/sec, 36695547 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 55/253 30/32 DLCround-PT-12a-CTLFireability-15 6680327 m, 116338 m/sec, 40595297 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for DLCround-PT-12a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-12a-CTLFireability-14
lola: time limit : 268 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/268 4/32 DLCround-PT-12a-CTLFireability-14 749705 m, 149941 m/sec, 3329290 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/268 7/32 DLCround-PT-12a-CTLFireability-14 1423990 m, 134857 m/sec, 6485126 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/268 10/32 DLCround-PT-12a-CTLFireability-14 2070396 m, 129281 m/sec, 9489959 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/268 13/32 DLCround-PT-12a-CTLFireability-14 2796098 m, 145140 m/sec, 12745977 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/268 15/32 DLCround-PT-12a-CTLFireability-14 3486701 m, 138120 m/sec, 15845130 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/268 18/32 DLCround-PT-12a-CTLFireability-14 4141689 m, 130997 m/sec, 18974970 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/268 22/32 DLCround-PT-12a-CTLFireability-14 4915756 m, 154813 m/sec, 22049114 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/268 25/32 DLCround-PT-12a-CTLFireability-14 5725723 m, 161993 m/sec, 24976318 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/268 29/32 DLCround-PT-12a-CTLFireability-14 6489123 m, 152680 m/sec, 27719901 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/268 32/32 DLCround-PT-12a-CTLFireability-14 7299548 m, 162085 m/sec, 30543360 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for DLCround-PT-12a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-12a-CTLFireability-13
lola: time limit : 285 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/285 6/32 DLCround-PT-12a-CTLFireability-13 1181547 m, 236309 m/sec, 4054676 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/285 10/32 DLCround-PT-12a-CTLFireability-13 2273685 m, 218427 m/sec, 7879986 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/285 15/32 DLCround-PT-12a-CTLFireability-13 3358689 m, 217000 m/sec, 11689909 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/285 20/32 DLCround-PT-12a-CTLFireability-13 4442506 m, 216763 m/sec, 15454690 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/285 24/32 DLCround-PT-12a-CTLFireability-13 5433978 m, 198294 m/sec, 18977551 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/285 29/32 DLCround-PT-12a-CTLFireability-13 6499371 m, 213078 m/sec, 22672795 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for DLCround-PT-12a-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-12a-CTLFireability-10
lola: time limit : 308 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCround-PT-12a-CTLFireability-10
lola: result : false
lola: markings : 60
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-12a-CTLFireability-09
lola: time limit : 339 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/339 3/32 DLCround-PT-12a-CTLFireability-09 590308 m, 118061 m/sec, 2910985 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/339 6/32 DLCround-PT-12a-CTLFireability-09 1099801 m, 101898 m/sec, 5584643 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/339 8/32 DLCround-PT-12a-CTLFireability-09 1586189 m, 97277 m/sec, 8179431 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/339 10/32 DLCround-PT-12a-CTLFireability-09 2091316 m, 101025 m/sec, 10682209 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/339 12/32 DLCround-PT-12a-CTLFireability-09 2593801 m, 100497 m/sec, 13184914 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/339 14/32 DLCround-PT-12a-CTLFireability-09 3058505 m, 92940 m/sec, 15792568 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/339 16/32 DLCround-PT-12a-CTLFireability-09 3524552 m, 93209 m/sec, 18359470 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/339 18/32 DLCround-PT-12a-CTLFireability-09 4019491 m, 98987 m/sec, 20919093 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/339 20/32 DLCround-PT-12a-CTLFireability-09 4539585 m, 104018 m/sec, 23415758 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/339 22/32 DLCround-PT-12a-CTLFireability-09 4984112 m, 88905 m/sec, 25844601 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/339 24/32 DLCround-PT-12a-CTLFireability-09 5420225 m, 87222 m/sec, 28294311 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/339 26/32 DLCround-PT-12a-CTLFireability-09 5881161 m, 92187 m/sec, 30856648 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/339 28/32 DLCround-PT-12a-CTLFireability-09 6315252 m, 86818 m/sec, 33348438 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/339 30/32 DLCround-PT-12a-CTLFireability-09 6742491 m, 85447 m/sec, 35821943 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/339 32/32 DLCround-PT-12a-CTLFireability-09 7206638 m, 92829 m/sec, 38196824 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DLCround-PT-12a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-12a-CTLFireability-06
lola: time limit : 368 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/368 6/32 DLCround-PT-12a-CTLFireability-06 1170098 m, 234019 m/sec, 4015538 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/368 10/32 DLCround-PT-12a-CTLFireability-06 2230614 m, 212103 m/sec, 7731413 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/368 15/32 DLCround-PT-12a-CTLFireability-06 3277753 m, 209427 m/sec, 11395923 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/368 17/32 DLCround-PT-12a-CTLFireability-06 3916156 m, 127680 m/sec, 14770991 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/368 19/32 DLCround-PT-12a-CTLFireability-06 4325484 m, 81865 m/sec, 18077857 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 31/368 21/32 DLCround-PT-12a-CTLFireability-06 4704125 m, 75728 m/sec, 21298831 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 36/368 22/32 DLCround-PT-12a-CTLFireability-06 5099669 m, 79108 m/sec, 24388631 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 41/368 24/32 DLCround-PT-12a-CTLFireability-06 5465512 m, 73168 m/sec, 27516269 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 46/368 26/32 DLCround-PT-12a-CTLFireability-06 5821807 m, 71259 m/sec, 30653898 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 51/368 27/32 DLCround-PT-12a-CTLFireability-06 6169485 m, 69535 m/sec, 33604665 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 56/368 29/32 DLCround-PT-12a-CTLFireability-06 6545374 m, 75177 m/sec, 36548015 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 61/368 30/32 DLCround-PT-12a-CTLFireability-06 6922781 m, 75481 m/sec, 39508498 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 66/368 32/32 DLCround-PT-12a-CTLFireability-06 7274774 m, 70398 m/sec, 42436802 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for DLCround-PT-12a-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-12a-CTLFireability-05
lola: time limit : 405 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DLCround-PT-12a-CTLFireability-05
lola: result : true
lola: markings : 43427
lola: fired transitions : 209072
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-12a-CTLFireability-04
lola: time limit : 463 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/463 4/32 DLCround-PT-12a-CTLFireability-04 902441 m, 180488 m/sec, 4031199 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/463 8/32 DLCround-PT-12a-CTLFireability-04 1798696 m, 179251 m/sec, 8055903 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/463 12/32 DLCround-PT-12a-CTLFireability-04 2658563 m, 171973 m/sec, 11964098 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/463 15/32 DLCround-PT-12a-CTLFireability-04 3497791 m, 167845 m/sec, 15778461 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/463 18/32 DLCround-PT-12a-CTLFireability-04 4165386 m, 133519 m/sec, 19696854 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/463 22/32 DLCround-PT-12a-CTLFireability-04 4942439 m, 155410 m/sec, 23532326 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/463 25/32 DLCround-PT-12a-CTLFireability-04 5794981 m, 170508 m/sec, 27429406 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/463 28/32 DLCround-PT-12a-CTLFireability-04 6431789 m, 127361 m/sec, 31199630 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/463 32/32 DLCround-PT-12a-CTLFireability-04 7302810 m, 174204 m/sec, 35156128 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for DLCround-PT-12a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-12a-CTLFireability-01
lola: time limit : 532 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/532 3/32 DLCround-PT-12a-CTLFireability-01 563889 m, 112777 m/sec, 4194694 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/532 5/32 DLCround-PT-12a-CTLFireability-01 1054710 m, 98164 m/sec, 8037173 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/532 7/32 DLCround-PT-12a-CTLFireability-01 1550965 m, 99251 m/sec, 11786656 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/532 9/32 DLCround-PT-12a-CTLFireability-01 2009172 m, 91641 m/sec, 15495884 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/532 11/32 DLCround-PT-12a-CTLFireability-01 2458252 m, 89816 m/sec, 19081123 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/532 13/32 DLCround-PT-12a-CTLFireability-01 2896530 m, 87655 m/sec, 22574160 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/532 15/32 DLCround-PT-12a-CTLFireability-01 3339739 m, 88641 m/sec, 26078842 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/532 17/32 DLCround-PT-12a-CTLFireability-01 3808226 m, 93697 m/sec, 29671604 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/532 19/32 DLCround-PT-12a-CTLFireability-01 4252737 m, 88902 m/sec, 33219199 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/532 21/32 DLCround-PT-12a-CTLFireability-01 4668136 m, 83079 m/sec, 36639558 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/532 23/32 DLCround-PT-12a-CTLFireability-01 5090559 m, 84484 m/sec, 40052644 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/532 25/32 DLCround-PT-12a-CTLFireability-01 5562278 m, 94343 m/sec, 43680206 t fired, .

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/532 27/32 DLCround-PT-12a-CTLFireability-01 6109489 m, 109442 m/sec, 47791365 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/532 29/32 DLCround-PT-12a-CTLFireability-01 6611475 m, 100397 m/sec, 51606241 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/532 32/32 DLCround-PT-12a-CTLFireability-01 7093680 m, 96441 m/sec, 55341169 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DLCround-PT-12a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 622 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/622 3/32 DLCround-PT-12a-CTLFireability-00 624780 m, 124956 m/sec, 4023239 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/622 6/32 DLCround-PT-12a-CTLFireability-00 1135320 m, 102108 m/sec, 7518754 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/622 8/32 DLCround-PT-12a-CTLFireability-00 1640904 m, 101116 m/sec, 10827171 t fired, .

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/622 10/32 DLCround-PT-12a-CTLFireability-00 2101220 m, 92063 m/sec, 14161267 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/622 12/32 DLCround-PT-12a-CTLFireability-00 2577590 m, 95274 m/sec, 17412320 t fired, .

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/622 14/32 DLCround-PT-12a-CTLFireability-00 3037922 m, 92066 m/sec, 20629819 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/622 16/32 DLCround-PT-12a-CTLFireability-00 3506423 m, 93700 m/sec, 23829448 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/622 18/32 DLCround-PT-12a-CTLFireability-00 3961466 m, 91008 m/sec, 26980047 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/622 20/32 DLCround-PT-12a-CTLFireability-00 4419615 m, 91629 m/sec, 30192717 t fired, .

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/622 22/32 DLCround-PT-12a-CTLFireability-00 4847503 m, 85577 m/sec, 33327123 t fired, .

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/622 24/32 DLCround-PT-12a-CTLFireability-00 5286384 m, 87776 m/sec, 36420565 t fired, .

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/622 27/32 DLCround-PT-12a-CTLFireability-00 5874940 m, 117711 m/sec, 40170064 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/622 29/32 DLCround-PT-12a-CTLFireability-00 6415092 m, 108030 m/sec, 43681948 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/622 31/32 DLCround-PT-12a-CTLFireability-00 6914613 m, 99904 m/sec, 47151667 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-11: DISJ 0 1 0 0 4 0 0 5
DLCround-PT-12a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 37 DLCround-PT-12a-CTLFireability-11
lola: time limit : 759 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DLCround-PT-12a-CTLFireability-11
lola: result : true
lola: markings : 3
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-12a-CTLFireability-07
lola: time limit : 1013 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DLCround-PT-12a-CTLFireability-07
lola: result : false
lola: markings : 4
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-12a-CTLFireability-08
lola: time limit : 1519 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DLCround-PT-12a-CTLFireability-08
lola: result : true
lola: markings : 145
lola: fired transitions : 4917
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-12a-CTLFireability-12
lola: time limit : 3039 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DLCround-PT-12a-CTLFireability-12
lola: result : true
lola: markings : 3601
lola: fired transitions : 91952
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-00: CTL unknown AGGR
DLCround-PT-12a-CTLFireability-01: CTL unknown AGGR
DLCround-PT-12a-CTLFireability-02: CTL unknown AGGR
DLCround-PT-12a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-12a-CTLFireability-04: CTL unknown AGGR
DLCround-PT-12a-CTLFireability-05: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-06: CTL unknown AGGR
DLCround-PT-12a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-08: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-09: CTL unknown AGGR
DLCround-PT-12a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-11: DISJ true tscc_search
DLCround-PT-12a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-12a-CTLFireability-13: CTL unknown AGGR
DLCround-PT-12a-CTLFireability-14: CTL unknown AGGR
DLCround-PT-12a-CTLFireability-15: CTL unknown AGGR


Time elapsed: 561 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-12a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-12a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478700762"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-12a.tgz
mv DLCround-PT-12a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;