About the Execution of LoLa+red for DLCround-PT-11b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1997.955 | 97042.00 | 130356.00 | 462.10 | FTTTTTTTTFFFFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478700758.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-11b, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478700758
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.1M
-rw-r--r-- 1 mcc users 6.2K Feb 25 18:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 25 18:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 18:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 18:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 18:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 158K Feb 25 18:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 18:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 18:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.7M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-00
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-01
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-02
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-03
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-04
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-05
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-06
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-07
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-08
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-09
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-10
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-11
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-12
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-13
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-14
FORMULA_NAME DLCround-PT-11b-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1678278460902
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-11b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 12:27:42] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 12:27:42] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 12:27:42] [INFO ] Load time of PNML (sax parser for PT used): 221 ms
[2023-03-08 12:27:42] [INFO ] Transformed 4375 places.
[2023-03-08 12:27:42] [INFO ] Transformed 6991 transitions.
[2023-03-08 12:27:42] [INFO ] Found NUPN structural information;
[2023-03-08 12:27:42] [INFO ] Parsed PT model containing 4375 places and 6991 transitions and 19673 arcs in 539 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 25 ms.
Working with output stream class java.io.PrintStream
FORMULA DLCround-PT-11b-ReachabilityCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-11b-ReachabilityCardinality-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 498 ms. (steps per millisecond=20 ) properties (out of 14) seen :8
FORMULA DLCround-PT-11b-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-00 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 6991 rows 4375 cols
[2023-03-08 12:27:43] [INFO ] Computed 244 place invariants in 63 ms
[2023-03-08 12:27:46] [INFO ] [Real]Absence check using 244 positive place invariants in 266 ms returned sat
[2023-03-08 12:27:46] [INFO ] After 2200ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-08 12:27:47] [INFO ] [Nat]Absence check using 244 positive place invariants in 243 ms returned sat
[2023-03-08 12:27:52] [INFO ] After 4368ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-08 12:27:53] [INFO ] Deduced a trap composed of 240 places in 1008 ms of which 8 ms to minimize.
[2023-03-08 12:27:54] [INFO ] Deduced a trap composed of 271 places in 902 ms of which 2 ms to minimize.
[2023-03-08 12:27:55] [INFO ] Deduced a trap composed of 312 places in 884 ms of which 2 ms to minimize.
[2023-03-08 12:27:56] [INFO ] Deduced a trap composed of 319 places in 907 ms of which 2 ms to minimize.
[2023-03-08 12:27:57] [INFO ] Deduced a trap composed of 197 places in 858 ms of which 2 ms to minimize.
[2023-03-08 12:27:58] [INFO ] Deduced a trap composed of 192 places in 835 ms of which 2 ms to minimize.
[2023-03-08 12:27:58] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 6775 ms
[2023-03-08 12:28:01] [INFO ] Deduced a trap composed of 210 places in 1187 ms of which 3 ms to minimize.
[2023-03-08 12:28:02] [INFO ] Deduced a trap composed of 232 places in 1138 ms of which 2 ms to minimize.
[2023-03-08 12:28:02] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 3020 ms
[2023-03-08 12:28:04] [INFO ] Deduced a trap composed of 299 places in 1038 ms of which 2 ms to minimize.
[2023-03-08 12:28:04] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1547 ms
[2023-03-08 12:28:05] [INFO ] Deduced a trap composed of 294 places in 808 ms of which 2 ms to minimize.
[2023-03-08 12:28:05] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1306 ms
[2023-03-08 12:28:06] [INFO ] Deduced a trap composed of 322 places in 689 ms of which 1 ms to minimize.
[2023-03-08 12:28:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1177 ms
[2023-03-08 12:28:07] [INFO ] After 19681ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 1505 ms.
[2023-03-08 12:28:08] [INFO ] After 22748ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
FORMULA DLCround-PT-11b-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-01 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 3 properties in 388 ms.
Support contains 77 out of 4375 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4375/4375 places, 6991/6991 transitions.
Graph (trivial) has 3884 edges and 4375 vertex of which 672 / 4375 are part of one of the 53 SCC in 14 ms
Free SCC test removed 619 places
Drop transitions removed 694 transitions
Reduce isomorphic transitions removed 694 transitions.
Drop transitions removed 1501 transitions
Trivial Post-agglo rules discarded 1501 transitions
Performed 1501 trivial Post agglomeration. Transition count delta: 1501
Iterating post reduction 0 with 1501 rules applied. Total rules applied 1502 place count 3756 transition count 4796
Reduce places removed 1501 places and 0 transitions.
Ensure Unique test removed 44 transitions
Reduce isomorphic transitions removed 44 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 1 with 1579 rules applied. Total rules applied 3081 place count 2255 transition count 4718
Reduce places removed 34 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 2 with 41 rules applied. Total rules applied 3122 place count 2221 transition count 4711
Reduce places removed 3 places and 0 transitions.
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Iterating post reduction 3 with 36 rules applied. Total rules applied 3158 place count 2218 transition count 4678
Reduce places removed 33 places and 0 transitions.
Iterating post reduction 4 with 33 rules applied. Total rules applied 3191 place count 2185 transition count 4678
Performed 35 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 35 Pre rules applied. Total rules applied 3191 place count 2185 transition count 4643
Deduced a syphon composed of 35 places in 24 ms
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 5 with 70 rules applied. Total rules applied 3261 place count 2150 transition count 4643
Discarding 555 places :
Symmetric choice reduction at 5 with 555 rule applications. Total rules 3816 place count 1595 transition count 4088
Iterating global reduction 5 with 555 rules applied. Total rules applied 4371 place count 1595 transition count 4088
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 4373 place count 1595 transition count 4086
Performed 228 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 228 Pre rules applied. Total rules applied 4373 place count 1595 transition count 3858
Deduced a syphon composed of 228 places in 20 ms
Reduce places removed 228 places and 0 transitions.
Iterating global reduction 6 with 456 rules applied. Total rules applied 4829 place count 1367 transition count 3858
Discarding 75 places :
Symmetric choice reduction at 6 with 75 rule applications. Total rules 4904 place count 1292 transition count 2768
Iterating global reduction 6 with 75 rules applied. Total rules applied 4979 place count 1292 transition count 2768
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 6 with 21 rules applied. Total rules applied 5000 place count 1292 transition count 2747
Performed 332 Post agglomeration using F-continuation condition with reduction of 8 identical transitions.
Deduced a syphon composed of 332 places in 1 ms
Reduce places removed 332 places and 0 transitions.
Iterating global reduction 7 with 664 rules applied. Total rules applied 5664 place count 960 transition count 2407
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 7 with 8 rules applied. Total rules applied 5672 place count 960 transition count 2399
Discarding 3 places :
Symmetric choice reduction at 8 with 3 rule applications. Total rules 5675 place count 957 transition count 2354
Iterating global reduction 8 with 3 rules applied. Total rules applied 5678 place count 957 transition count 2354
Performed 95 Post agglomeration using F-continuation condition.Transition count delta: -1018
Deduced a syphon composed of 95 places in 2 ms
Reduce places removed 95 places and 0 transitions.
Iterating global reduction 8 with 190 rules applied. Total rules applied 5868 place count 862 transition count 3372
Drop transitions removed 180 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 184 transitions.
Iterating post reduction 8 with 184 rules applied. Total rules applied 6052 place count 862 transition count 3188
Discarding 22 places :
Symmetric choice reduction at 9 with 22 rule applications. Total rules 6074 place count 840 transition count 2475
Iterating global reduction 9 with 22 rules applied. Total rules applied 6096 place count 840 transition count 2475
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 9 with 16 rules applied. Total rules applied 6112 place count 840 transition count 2459
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -50
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 10 with 8 rules applied. Total rules applied 6120 place count 836 transition count 2509
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 10 with 1 rules applied. Total rules applied 6121 place count 836 transition count 2508
Drop transitions removed 253 transitions
Redundant transition composition rules discarded 253 transitions
Iterating global reduction 11 with 253 rules applied. Total rules applied 6374 place count 836 transition count 2255
Discarding 11 places :
Symmetric choice reduction at 11 with 11 rule applications. Total rules 6385 place count 825 transition count 2060
Iterating global reduction 11 with 11 rules applied. Total rules applied 6396 place count 825 transition count 2060
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 11 with 9 rules applied. Total rules applied 6405 place count 825 transition count 2051
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 12 with 4 rules applied. Total rules applied 6409 place count 825 transition count 2047
Free-agglomeration rule applied 376 times with reduction of 174 identical transitions.
Iterating global reduction 12 with 376 rules applied. Total rules applied 6785 place count 825 transition count 1497
Reduce places removed 376 places and 0 transitions.
Drop transitions removed 429 transitions
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 442 transitions.
Graph (complete) has 1319 edges and 449 vertex of which 419 are kept as prefixes of interest. Removing 30 places using SCC suffix rule.2 ms
Discarding 30 places :
Also discarding 0 output transitions
Iterating post reduction 12 with 819 rules applied. Total rules applied 7604 place count 419 transition count 1055
Drop transitions removed 20 transitions
Ensure Unique test removed 38 transitions
Reduce isomorphic transitions removed 58 transitions.
Iterating post reduction 13 with 58 rules applied. Total rules applied 7662 place count 419 transition count 997
Discarding 65 places :
Symmetric choice reduction at 14 with 65 rule applications. Total rules 7727 place count 354 transition count 871
Iterating global reduction 14 with 65 rules applied. Total rules applied 7792 place count 354 transition count 871
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 7794 place count 353 transition count 884
Drop transitions removed 11 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 14 with 15 rules applied. Total rules applied 7809 place count 353 transition count 869
Drop transitions removed 54 transitions
Redundant transition composition rules discarded 54 transitions
Iterating global reduction 15 with 54 rules applied. Total rules applied 7863 place count 353 transition count 815
Reduce places removed 1 places and 0 transitions.
Graph (complete) has 1042 edges and 352 vertex of which 350 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.0 ms
Discarding 2 places :
Also discarding 0 output transitions
Iterating post reduction 15 with 2 rules applied. Total rules applied 7865 place count 350 transition count 815
Drop transitions removed 2 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 16 with 4 rules applied. Total rules applied 7869 place count 350 transition count 811
Discarding 9 places :
Symmetric choice reduction at 17 with 9 rule applications. Total rules 7878 place count 341 transition count 795
Iterating global reduction 17 with 9 rules applied. Total rules applied 7887 place count 341 transition count 795
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -9
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 7889 place count 340 transition count 804
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 17 with 7 rules applied. Total rules applied 7896 place count 340 transition count 797
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 18 with 1 rules applied. Total rules applied 7897 place count 340 transition count 796
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 18 with 4 rules applied. Total rules applied 7901 place count 340 transition count 796
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 18 with 1 rules applied. Total rules applied 7902 place count 340 transition count 795
Applied a total of 7902 rules in 1183 ms. Remains 340 /4375 variables (removed 4035) and now considering 795/6991 (removed 6196) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1183 ms. Remains : 340/4375 places, 795/6991 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 95 ms. (steps per millisecond=105 ) properties (out of 3) seen :2
FORMULA DLCround-PT-11b-ReachabilityCardinality-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-11b-ReachabilityCardinality-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 12:28:10] [INFO ] Flow matrix only has 494 transitions (discarded 301 similar events)
// Phase 1: matrix 494 rows 340 cols
[2023-03-08 12:28:10] [INFO ] Computed 148 place invariants in 7 ms
[2023-03-08 12:28:10] [INFO ] After 48ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 12:28:10] [INFO ] [Nat]Absence check using 148 positive place invariants in 22 ms returned sat
[2023-03-08 12:28:10] [INFO ] After 143ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 12:28:10] [INFO ] State equation strengthened by 123 read => feed constraints.
[2023-03-08 12:28:11] [INFO ] After 46ms SMT Verify possible using 123 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 12:28:11] [INFO ] Deduced a trap composed of 16 places in 59 ms of which 1 ms to minimize.
[2023-03-08 12:28:11] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 88 ms
[2023-03-08 12:28:11] [INFO ] After 169ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 32 ms.
[2023-03-08 12:28:11] [INFO ] After 439ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 14 out of 340 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 340/340 places, 795/795 transitions.
Graph (trivial) has 119 edges and 340 vertex of which 13 / 340 are part of one of the 5 SCC in 0 ms
Free SCC test removed 8 places
Drop transitions removed 16 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 20 transitions.
Graph (complete) has 997 edges and 332 vertex of which 327 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.0 ms
Discarding 5 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 0 with 21 rules applied. Total rules applied 23 place count 327 transition count 752
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 23 rules applied. Total rules applied 46 place count 306 transition count 750
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 46 place count 306 transition count 738
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 70 place count 294 transition count 738
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 74 place count 294 transition count 734
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 79 place count 289 transition count 729
Iterating global reduction 3 with 5 rules applied. Total rules applied 84 place count 289 transition count 729
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 3 with 15 rules applied. Total rules applied 99 place count 289 transition count 714
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Deduced a syphon composed of 23 places in 1 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 4 with 46 rules applied. Total rules applied 145 place count 266 transition count 691
Drop transitions removed 79 transitions
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 89 transitions.
Graph (complete) has 788 edges and 266 vertex of which 261 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.0 ms
Discarding 5 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 90 rules applied. Total rules applied 235 place count 261 transition count 602
Drop transitions removed 2 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 5 with 6 rules applied. Total rules applied 241 place count 261 transition count 596
Renaming transitions due to excessive name length > 1024 char.
Discarding 21 places :
Symmetric choice reduction at 6 with 21 rule applications. Total rules 262 place count 240 transition count 548
Iterating global reduction 6 with 21 rules applied. Total rules applied 283 place count 240 transition count 548
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 284 place count 240 transition count 547
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 7 with 12 rules applied. Total rules applied 296 place count 234 transition count 559
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 4 rules applied. Total rules applied 300 place count 234 transition count 555
Drop transitions removed 37 transitions
Redundant transition composition rules discarded 37 transitions
Iterating global reduction 8 with 37 rules applied. Total rules applied 337 place count 234 transition count 518
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -8
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 8 with 4 rules applied. Total rules applied 341 place count 232 transition count 526
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 8 with 12 rules applied. Total rules applied 353 place count 232 transition count 514
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 8 with 4 rules applied. Total rules applied 357 place count 230 transition count 527
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 359 place count 230 transition count 525
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 9 with 15 rules applied. Total rules applied 374 place count 230 transition count 510
Free-agglomeration rule applied 17 times.
Iterating global reduction 9 with 17 rules applied. Total rules applied 391 place count 230 transition count 493
Reduce places removed 17 places and 0 transitions.
Drop transitions removed 77 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 79 transitions.
Graph (complete) has 576 edges and 213 vertex of which 188 are kept as prefixes of interest. Removing 25 places using SCC suffix rule.0 ms
Discarding 25 places :
Also discarding 8 output transitions
Drop transitions removed 8 transitions
Iterating post reduction 9 with 97 rules applied. Total rules applied 488 place count 188 transition count 406
Drop transitions removed 17 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 10 with 20 rules applied. Total rules applied 508 place count 188 transition count 386
Discarding 21 places :
Symmetric choice reduction at 11 with 21 rule applications. Total rules 529 place count 167 transition count 363
Iterating global reduction 11 with 21 rules applied. Total rules applied 550 place count 167 transition count 363
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 552 place count 166 transition count 362
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 11 with 6 rules applied. Total rules applied 558 place count 166 transition count 356
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 12 with 2 rules applied. Total rules applied 560 place count 166 transition count 354
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 12 with 2 rules applied. Total rules applied 562 place count 166 transition count 354
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 12 with 2 rules applied. Total rules applied 564 place count 166 transition count 352
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 12 with 4 rules applied. Total rules applied 568 place count 164 transition count 350
Applied a total of 568 rules in 122 ms. Remains 164 /340 variables (removed 176) and now considering 350/795 (removed 445) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 122 ms. Remains : 164/340 places, 350/795 transitions.
Finished random walk after 27 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=27 )
FORMULA DLCround-PT-11b-ReachabilityCardinality-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 28973 ms.
starting LoLA
BK_INPUT DLCround-PT-11b
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA DLCround-PT-11b-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678278557944
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 63 (type EXCL) for 33 DLCround-PT-11b-ReachabilityCardinality-11
lola: time limit : 196 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 59 (type FNDP) for 33 DLCround-PT-11b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type EQUN) for 33 DLCround-PT-11b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SRCH) for 33 DLCround-PT-11b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 63 (type EXCL) for DLCround-PT-11b-ReachabilityCardinality-11
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 59 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 60 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 62 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 78 (type EXCL) for 21 DLCround-PT-11b-ReachabilityCardinality-07
lola: time limit : 186 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 12 DLCround-PT-11b-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type FNDP) for 30 DLCround-PT-11b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 30 DLCround-PT-11b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-ReachabilityCardinality-11: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-05: EF 0 0 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-06: EF 0 5 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-07: EF 0 4 1 0 0 0 0 0
DLCround-PT-11b-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCround-PT-11b-ReachabilityCardinality-10: EF 0 3 2 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
DLCround-PT-11b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCround-PT-11b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 0/505 0/5 DLCround-PT-11b-ReachabilityCardinality-04 --
51 EF FNDP 0/505 0/5 DLCround-PT-11b-ReachabilityCardinality-10 --
52 EF STEQ 0/589 0/5 DLCround-PT-11b-ReachabilityCardinality-10 sara not yet started (preprocessing).
78 EF EXCL 0/186 1/32 DLCround-PT-11b-ReachabilityCardinality-07 --
Time elapsed: 62 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 49 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 59 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type FNDP) for 9 DLCround-PT-11b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type EXCL) for DLCround-PT-11b-ReachabilityCardinality-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 18 DLCround-PT-11b-ReachabilityCardinality-06
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 48 (type FNDP) for 18 DLCround-PT-11b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type EXCL) for DLCround-PT-11b-ReachabilityCardinality-06
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-06 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-60.sara.
lola: LAUNCH task # 71 (type EXCL) for 30 DLCround-PT-11b-ReachabilityCardinality-10
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 69 (type SRCH) for 30 DLCround-PT-11b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-10
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 51 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 52 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 71 (type EXCL) for DLCround-PT-11b-ReachabilityCardinality-10 (obsolete)
lola: FINISHED task # 51 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 82673
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 48 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-06
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 52 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-10
lola: result : unknown
lola: FINISHED task # 60 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-11
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 90 (type EXCL) for 6 DLCround-PT-11b-ReachabilityCardinality-02
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 86 (type FNDP) for 6 DLCround-PT-11b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 6 DLCround-PT-11b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 89 (type SRCH) for 6 DLCround-PT-11b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-87.sara.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: FINISHED task # 87 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-02
lola: result : false
lola: CANCELED task # 86 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 89 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 90 (type EXCL) for DLCround-PT-11b-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 112 (type EXCL) for 3 DLCround-PT-11b-ReachabilityCardinality-01
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 121 (type FNDP) for 15 DLCround-PT-11b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type EQUN) for 15 DLCround-PT-11b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 142 (type SRCH) for 15 DLCround-PT-11b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 86 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 423494
lola: tried executions : 2
lola: time used : 2.000000
lola: memory pages used : 0
lola: FINISHED task # 142 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-05
lola: result : true
lola: markings : 14
lola: fired transitions : 13
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 121 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 129 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 131 (type FNDP) for 36 DLCround-PT-11b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type EQUN) for 36 DLCround-PT-11b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 148 (type SRCH) for 36 DLCround-PT-11b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 121 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-05
lola: result : unknown
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 148 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-12
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 131 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 140 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 126 (type FNDP) for 0 DLCround-PT-11b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type EQUN) for 0 DLCround-PT-11b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type SRCH) for 0 DLCround-PT-11b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 131 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-12
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 126 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 135 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 137 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 110 (type FNDP) for 42 DLCround-PT-11b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type EQUN) for 42 DLCround-PT-11b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type SRCH) for 42 DLCround-PT-11b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-140.sara.
lola: FINISHED task # 110 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 113 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 115 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 120 (type FNDP) for 27 DLCround-PT-11b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 124 (type EQUN) for 27 DLCround-PT-11b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type SRCH) for 27 DLCround-PT-11b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 120 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 124 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 132 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 92 (type FNDP) for 39 DLCround-PT-11b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type EQUN) for 39 DLCround-PT-11b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type SRCH) for 39 DLCround-PT-11b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 102 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-13
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 92 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 100 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 122 (type FNDP) for 24 DLCround-PT-11b-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type EQUN) for 24 DLCround-PT-11b-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 145 (type SRCH) for 24 DLCround-PT-11b-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 92 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-13
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-135.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 122 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 127 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 145 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 94 (type FNDP) for 45 DLCround-PT-11b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type EQUN) for 45 DLCround-PT-11b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SRCH) for 45 DLCround-PT-11b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-124.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-100.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-113.sara.
lola: FINISHED task # 94 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 95 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 97 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 105 (type FNDP) for 3 DLCround-PT-11b-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 107 (type EQUN) for 3 DLCround-PT-11b-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 111 (type SRCH) for 3 DLCround-PT-11b-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-127.sara.
lola: FINISHED task # 111 (type SRCH) for DLCround-PT-11b-ReachabilityCardinality-01
lola: result : true
lola: markings : 24
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 105 (type FNDP) for DLCround-PT-11b-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 107 (type EQUN) for DLCround-PT-11b-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 112 (type EXCL) for DLCround-PT-11b-ReachabilityCardinality-01 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-ReachabilityCardinality-00: AG false findpath
DLCround-PT-11b-ReachabilityCardinality-01: EF true tandem / insertion
DLCround-PT-11b-ReachabilityCardinality-02: AG true state equation
DLCround-PT-11b-ReachabilityCardinality-03: EF true findpath
DLCround-PT-11b-ReachabilityCardinality-04: EF true findpath
DLCround-PT-11b-ReachabilityCardinality-05: EF true tandem / insertion
DLCround-PT-11b-ReachabilityCardinality-06: EF true tandem / relaxed
DLCround-PT-11b-ReachabilityCardinality-07: EF true tandem / relaxed
DLCround-PT-11b-ReachabilityCardinality-08: EF true findpath
DLCround-PT-11b-ReachabilityCardinality-09: AG false findpath
DLCround-PT-11b-ReachabilityCardinality-10: EF false tandem / insertion
DLCround-PT-11b-ReachabilityCardinality-11: AG false tandem / relaxed
DLCround-PT-11b-ReachabilityCardinality-12: AG false tandem / insertion
DLCround-PT-11b-ReachabilityCardinality-13: EF true tandem / insertion
DLCround-PT-11b-ReachabilityCardinality-14: AG false findpath
DLCround-PT-11b-ReachabilityCardinality-15: AG false findpath
Time elapsed: 65 secs. Pages in use: 3
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-95.sara.
sara: place or transition ordering is non-deterministic
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-11b"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-11b, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478700758"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-11b.tgz
mv DLCround-PT-11b execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;