Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478700722.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-09b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478700722
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 5.4K Feb 25 18:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 54K Feb 25 18:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 18:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 18:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 18:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 154K Feb 25 18:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 25 18:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 18:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.3M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-09b-CTLFireability-00
FORMULA_NAME DLCround-PT-09b-CTLFireability-01
FORMULA_NAME DLCround-PT-09b-CTLFireability-02
FORMULA_NAME DLCround-PT-09b-CTLFireability-03
FORMULA_NAME DLCround-PT-09b-CTLFireability-04
FORMULA_NAME DLCround-PT-09b-CTLFireability-05
FORMULA_NAME DLCround-PT-09b-CTLFireability-06
FORMULA_NAME DLCround-PT-09b-CTLFireability-07
FORMULA_NAME DLCround-PT-09b-CTLFireability-08
FORMULA_NAME DLCround-PT-09b-CTLFireability-09
FORMULA_NAME DLCround-PT-09b-CTLFireability-10
FORMULA_NAME DLCround-PT-09b-CTLFireability-11
FORMULA_NAME DLCround-PT-09b-CTLFireability-12
FORMULA_NAME DLCround-PT-09b-CTLFireability-13
FORMULA_NAME DLCround-PT-09b-CTLFireability-14
FORMULA_NAME DLCround-PT-09b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678276909836

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-09b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 12:01:51] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 12:01:51] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 12:01:51] [INFO ] Load time of PNML (sax parser for PT used): 179 ms
[2023-03-08 12:01:51] [INFO ] Transformed 3495 places.
[2023-03-08 12:01:51] [INFO ] Transformed 5439 transitions.
[2023-03-08 12:01:51] [INFO ] Found NUPN structural information;
[2023-03-08 12:01:51] [INFO ] Parsed PT model containing 3495 places and 5439 transitions and 15081 arcs in 310 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 131 out of 3495 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3495/3495 places, 5439/5439 transitions.
Discarding 600 places :
Symmetric choice reduction at 0 with 600 rule applications. Total rules 600 place count 2895 transition count 4839
Iterating global reduction 0 with 600 rules applied. Total rules applied 1200 place count 2895 transition count 4839
Discarding 475 places :
Symmetric choice reduction at 0 with 475 rule applications. Total rules 1675 place count 2420 transition count 4364
Iterating global reduction 0 with 475 rules applied. Total rules applied 2150 place count 2420 transition count 4364
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 2157 place count 2420 transition count 4357
Discarding 53 places :
Symmetric choice reduction at 1 with 53 rule applications. Total rules 2210 place count 2367 transition count 4264
Iterating global reduction 1 with 53 rules applied. Total rules applied 2263 place count 2367 transition count 4264
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 2292 place count 2338 transition count 4235
Iterating global reduction 1 with 29 rules applied. Total rules applied 2321 place count 2338 transition count 4235
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 2324 place count 2338 transition count 4232
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 2338 place count 2324 transition count 4218
Iterating global reduction 2 with 14 rules applied. Total rules applied 2352 place count 2324 transition count 4218
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 2366 place count 2310 transition count 4204
Iterating global reduction 2 with 14 rules applied. Total rules applied 2380 place count 2310 transition count 4204
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 2394 place count 2296 transition count 4190
Iterating global reduction 2 with 14 rules applied. Total rules applied 2408 place count 2296 transition count 4190
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 2417 place count 2287 transition count 4181
Iterating global reduction 2 with 9 rules applied. Total rules applied 2426 place count 2287 transition count 4181
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 2431 place count 2282 transition count 4176
Iterating global reduction 2 with 5 rules applied. Total rules applied 2436 place count 2282 transition count 4176
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 2441 place count 2277 transition count 4171
Iterating global reduction 2 with 5 rules applied. Total rules applied 2446 place count 2277 transition count 4171
Applied a total of 2446 rules in 1839 ms. Remains 2277 /3495 variables (removed 1218) and now considering 4171/5439 (removed 1268) transitions.
// Phase 1: matrix 4171 rows 2277 cols
[2023-03-08 12:01:53] [INFO ] Computed 184 place invariants in 40 ms
[2023-03-08 12:01:54] [INFO ] Implicit Places using invariants in 878 ms returned []
[2023-03-08 12:01:54] [INFO ] Invariant cache hit.
[2023-03-08 12:01:56] [INFO ] Implicit Places using invariants and state equation in 2034 ms returned []
Implicit Place search using SMT with State Equation took 2936 ms to find 0 implicit places.
[2023-03-08 12:01:56] [INFO ] Invariant cache hit.
[2023-03-08 12:01:58] [INFO ] Dead Transitions using invariants and state equation in 1915 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 2277/3495 places, 4171/5439 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6696 ms. Remains : 2277/3495 places, 4171/5439 transitions.
Support contains 131 out of 2277 places after structural reductions.
[2023-03-08 12:01:58] [INFO ] Flatten gal took : 235 ms
[2023-03-08 12:01:59] [INFO ] Flatten gal took : 142 ms
[2023-03-08 12:01:59] [INFO ] Input system was already deterministic with 4171 transitions.
Support contains 128 out of 2277 places (down from 131) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 456 ms. (steps per millisecond=21 ) properties (out of 79) seen :49
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Running SMT prover for 30 properties.
[2023-03-08 12:02:00] [INFO ] Invariant cache hit.
[2023-03-08 12:02:01] [INFO ] After 1305ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:30
[2023-03-08 12:02:02] [INFO ] [Nat]Absence check using 184 positive place invariants in 130 ms returned sat
[2023-03-08 12:02:07] [INFO ] After 4153ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :30
[2023-03-08 12:02:13] [INFO ] After 10063ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :30
Attempting to minimize the solution found.
Minimization took 2764 ms.
[2023-03-08 12:02:16] [INFO ] After 15187ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :30
Fused 30 Parikh solutions to 26 different solutions.
Parikh walk visited 19 properties in 1172 ms.
Support contains 24 out of 2277 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Graph (trivial) has 1984 edges and 2277 vertex of which 533 / 2277 are part of one of the 44 SCC in 7 ms
Free SCC test removed 489 places
Drop transitions removed 555 transitions
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 568 transitions.
Drop transitions removed 376 transitions
Trivial Post-agglo rules discarded 376 transitions
Performed 376 trivial Post agglomeration. Transition count delta: 376
Iterating post reduction 0 with 376 rules applied. Total rules applied 377 place count 1788 transition count 3227
Reduce places removed 376 places and 0 transitions.
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Drop transitions removed 26 transitions
Trivial Post-agglo rules discarded 26 transitions
Performed 26 trivial Post agglomeration. Transition count delta: 26
Iterating post reduction 1 with 416 rules applied. Total rules applied 793 place count 1412 transition count 3187
Reduce places removed 26 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 27 rules applied. Total rules applied 820 place count 1386 transition count 3186
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 821 place count 1385 transition count 3186
Performed 181 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 181 Pre rules applied. Total rules applied 821 place count 1385 transition count 3005
Deduced a syphon composed of 181 places in 10 ms
Reduce places removed 181 places and 0 transitions.
Iterating global reduction 4 with 362 rules applied. Total rules applied 1183 place count 1204 transition count 3005
Discarding 80 places :
Symmetric choice reduction at 4 with 80 rule applications. Total rules 1263 place count 1124 transition count 2478
Iterating global reduction 4 with 80 rules applied. Total rules applied 1343 place count 1124 transition count 2478
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1346 place count 1124 transition count 2475
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 14 Pre rules applied. Total rules applied 1346 place count 1124 transition count 2461
Deduced a syphon composed of 14 places in 10 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 5 with 28 rules applied. Total rules applied 1374 place count 1110 transition count 2461
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 1376 place count 1108 transition count 2435
Iterating global reduction 5 with 2 rules applied. Total rules applied 1378 place count 1108 transition count 2435
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1379 place count 1108 transition count 2434
Performed 414 Post agglomeration using F-continuation condition with reduction of 7 identical transitions.
Deduced a syphon composed of 414 places in 1 ms
Reduce places removed 414 places and 0 transitions.
Iterating global reduction 6 with 828 rules applied. Total rules applied 2207 place count 694 transition count 2013
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 6 with 11 rules applied. Total rules applied 2218 place count 694 transition count 2002
Renaming transitions due to excessive name length > 1024 char.
Discarding 22 places :
Symmetric choice reduction at 7 with 22 rule applications. Total rules 2240 place count 672 transition count 1731
Iterating global reduction 7 with 22 rules applied. Total rules applied 2262 place count 672 transition count 1731
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 7 with 19 rules applied. Total rules applied 2281 place count 672 transition count 1712
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2283 place count 671 transition count 1711
Performed 39 Post agglomeration using F-continuation condition.Transition count delta: -407
Deduced a syphon composed of 39 places in 1 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 8 with 78 rules applied. Total rules applied 2361 place count 632 transition count 2118
Drop transitions removed 15 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 8 with 19 rules applied. Total rules applied 2380 place count 632 transition count 2099
Discarding 18 places :
Symmetric choice reduction at 9 with 18 rule applications. Total rules 2398 place count 614 transition count 1649
Iterating global reduction 9 with 18 rules applied. Total rules applied 2416 place count 614 transition count 1649
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 9 with 16 rules applied. Total rules applied 2432 place count 614 transition count 1633
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -33
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 10 with 8 rules applied. Total rules applied 2440 place count 610 transition count 1666
Drop transitions removed 154 transitions
Redundant transition composition rules discarded 154 transitions
Iterating global reduction 10 with 154 rules applied. Total rules applied 2594 place count 610 transition count 1512
Discarding 9 places :
Symmetric choice reduction at 10 with 9 rule applications. Total rules 2603 place count 601 transition count 1393
Iterating global reduction 10 with 9 rules applied. Total rules applied 2612 place count 601 transition count 1393
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 10 with 8 rules applied. Total rules applied 2620 place count 601 transition count 1385
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 11 with 6 rules applied. Total rules applied 2626 place count 598 transition count 1409
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 11 with 4 rules applied. Total rules applied 2630 place count 598 transition count 1405
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 12 with 20 rules applied. Total rules applied 2650 place count 598 transition count 1385
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 12 with 6 rules applied. Total rules applied 2656 place count 595 transition count 1410
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 12 with 4 rules applied. Total rules applied 2660 place count 595 transition count 1406
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 13 with 10 rules applied. Total rules applied 2670 place count 595 transition count 1396
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 2672 place count 594 transition count 1408
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 2674 place count 594 transition count 1406
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 14 with 1 rules applied. Total rules applied 2675 place count 594 transition count 1405
Free-agglomeration rule applied 352 times with reduction of 187 identical transitions.
Iterating global reduction 14 with 352 rules applied. Total rules applied 3027 place count 594 transition count 866
Reduce places removed 352 places and 0 transitions.
Drop transitions removed 402 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 406 transitions.
Graph (complete) has 631 edges and 242 vertex of which 220 are kept as prefixes of interest. Removing 22 places using SCC suffix rule.1 ms
Discarding 22 places :
Also discarding 0 output transitions
Iterating post reduction 14 with 759 rules applied. Total rules applied 3786 place count 220 transition count 460
Discarding 61 places :
Symmetric choice reduction at 15 with 61 rule applications. Total rules 3847 place count 159 transition count 363
Iterating global reduction 15 with 61 rules applied. Total rules applied 3908 place count 159 transition count 363
Drop transitions removed 40 transitions
Redundant transition composition rules discarded 40 transitions
Iterating global reduction 15 with 40 rules applied. Total rules applied 3948 place count 159 transition count 323
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 15 with 1 rules applied. Total rules applied 3949 place count 158 transition count 323
Discarding 6 places :
Symmetric choice reduction at 16 with 6 rule applications. Total rules 3955 place count 152 transition count 312
Iterating global reduction 16 with 6 rules applied. Total rules applied 3961 place count 152 transition count 312
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 16 with 2 rules applied. Total rules applied 3963 place count 152 transition count 312
Applied a total of 3963 rules in 913 ms. Remains 152 /2277 variables (removed 2125) and now considering 312/4171 (removed 3859) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 913 ms. Remains : 152/2277 places, 312/4171 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 11) seen :10
Finished Best-First random walk after 1430 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=476 )
[2023-03-08 12:02:18] [INFO ] Flatten gal took : 91 ms
[2023-03-08 12:02:18] [INFO ] Flatten gal took : 97 ms
[2023-03-08 12:02:19] [INFO ] Input system was already deterministic with 4171 transitions.
Computed a total of 383 stabilizing places and 383 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 2235 transition count 4057
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 2235 transition count 4057
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 87 place count 2235 transition count 4054
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 110 place count 2212 transition count 4019
Iterating global reduction 1 with 23 rules applied. Total rules applied 133 place count 2212 transition count 4019
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 134 place count 2212 transition count 4018
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 142 place count 2204 transition count 4010
Iterating global reduction 2 with 8 rules applied. Total rules applied 150 place count 2204 transition count 4010
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 158 place count 2196 transition count 4002
Iterating global reduction 2 with 8 rules applied. Total rules applied 166 place count 2196 transition count 4002
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 172 place count 2190 transition count 3996
Iterating global reduction 2 with 6 rules applied. Total rules applied 178 place count 2190 transition count 3996
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 183 place count 2185 transition count 3991
Iterating global reduction 2 with 5 rules applied. Total rules applied 188 place count 2185 transition count 3991
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 192 place count 2181 transition count 3987
Iterating global reduction 2 with 4 rules applied. Total rules applied 196 place count 2181 transition count 3987
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 199 place count 2178 transition count 3984
Iterating global reduction 2 with 3 rules applied. Total rules applied 202 place count 2178 transition count 3984
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 205 place count 2175 transition count 3981
Iterating global reduction 2 with 3 rules applied. Total rules applied 208 place count 2175 transition count 3981
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 210 place count 2173 transition count 3979
Iterating global reduction 2 with 2 rules applied. Total rules applied 212 place count 2173 transition count 3979
Applied a total of 212 rules in 922 ms. Remains 2173 /2277 variables (removed 104) and now considering 3979/4171 (removed 192) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 922 ms. Remains : 2173/2277 places, 3979/4171 transitions.
[2023-03-08 12:02:20] [INFO ] Flatten gal took : 74 ms
[2023-03-08 12:02:20] [INFO ] Flatten gal took : 81 ms
[2023-03-08 12:02:20] [INFO ] Input system was already deterministic with 3979 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Graph (trivial) has 2012 edges and 2277 vertex of which 557 / 2277 are part of one of the 44 SCC in 2 ms
Free SCC test removed 513 places
Ensure Unique test removed 551 transitions
Reduce isomorphic transitions removed 551 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 377 transitions
Trivial Post-agglo rules discarded 377 transitions
Performed 377 trivial Post agglomeration. Transition count delta: 377
Iterating post reduction 0 with 377 rules applied. Total rules applied 378 place count 1763 transition count 3242
Reduce places removed 377 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 424 rules applied. Total rules applied 802 place count 1386 transition count 3195
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 832 place count 1356 transition count 3195
Performed 174 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 174 Pre rules applied. Total rules applied 832 place count 1356 transition count 3021
Deduced a syphon composed of 174 places in 11 ms
Reduce places removed 174 places and 0 transitions.
Iterating global reduction 3 with 348 rules applied. Total rules applied 1180 place count 1182 transition count 3021
Discarding 91 places :
Symmetric choice reduction at 3 with 91 rule applications. Total rules 1271 place count 1091 transition count 2387
Iterating global reduction 3 with 91 rules applied. Total rules applied 1362 place count 1091 transition count 2387
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1365 place count 1091 transition count 2384
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 15 Pre rules applied. Total rules applied 1365 place count 1091 transition count 2369
Deduced a syphon composed of 15 places in 9 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 1395 place count 1076 transition count 2369
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1396 place count 1075 transition count 2356
Iterating global reduction 4 with 1 rules applied. Total rules applied 1397 place count 1075 transition count 2356
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1398 place count 1075 transition count 2355
Performed 376 Post agglomeration using F-continuation condition.Transition count delta: 376
Deduced a syphon composed of 376 places in 0 ms
Reduce places removed 376 places and 0 transitions.
Iterating global reduction 5 with 752 rules applied. Total rules applied 2150 place count 699 transition count 1979
Renaming transitions due to excessive name length > 1024 char.
Discarding 25 places :
Symmetric choice reduction at 5 with 25 rule applications. Total rules 2175 place count 674 transition count 1669
Iterating global reduction 5 with 25 rules applied. Total rules applied 2200 place count 674 transition count 1669
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Iterating post reduction 5 with 22 rules applied. Total rules applied 2222 place count 674 transition count 1647
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 6 with 19 rules applied. Total rules applied 2241 place count 674 transition count 1628
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 6 with 9 rules applied. Total rules applied 2250 place count 674 transition count 1619
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 7 with 9 rules applied. Total rules applied 2259 place count 665 transition count 1619
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2261 place count 663 transition count 1617
Applied a total of 2261 rules in 353 ms. Remains 663 /2277 variables (removed 1614) and now considering 1617/4171 (removed 2554) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 354 ms. Remains : 663/2277 places, 1617/4171 transitions.
[2023-03-08 12:02:21] [INFO ] Flatten gal took : 34 ms
[2023-03-08 12:02:21] [INFO ] Flatten gal took : 38 ms
[2023-03-08 12:02:21] [INFO ] Input system was already deterministic with 1617 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Graph (trivial) has 2015 edges and 2277 vertex of which 557 / 2277 are part of one of the 44 SCC in 2 ms
Free SCC test removed 513 places
Ensure Unique test removed 551 transitions
Reduce isomorphic transitions removed 551 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 376 transitions
Trivial Post-agglo rules discarded 376 transitions
Performed 376 trivial Post agglomeration. Transition count delta: 376
Iterating post reduction 0 with 376 rules applied. Total rules applied 377 place count 1763 transition count 3243
Reduce places removed 376 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 423 rules applied. Total rules applied 800 place count 1387 transition count 3196
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 830 place count 1357 transition count 3196
Performed 174 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 174 Pre rules applied. Total rules applied 830 place count 1357 transition count 3022
Deduced a syphon composed of 174 places in 12 ms
Reduce places removed 174 places and 0 transitions.
Iterating global reduction 3 with 348 rules applied. Total rules applied 1178 place count 1183 transition count 3022
Discarding 92 places :
Symmetric choice reduction at 3 with 92 rule applications. Total rules 1270 place count 1091 transition count 2387
Iterating global reduction 3 with 92 rules applied. Total rules applied 1362 place count 1091 transition count 2387
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1365 place count 1091 transition count 2384
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 15 Pre rules applied. Total rules applied 1365 place count 1091 transition count 2369
Deduced a syphon composed of 15 places in 9 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 1395 place count 1076 transition count 2369
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 1397 place count 1074 transition count 2343
Iterating global reduction 4 with 2 rules applied. Total rules applied 1399 place count 1074 transition count 2343
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1400 place count 1074 transition count 2342
Performed 376 Post agglomeration using F-continuation condition.Transition count delta: 376
Deduced a syphon composed of 376 places in 1 ms
Reduce places removed 376 places and 0 transitions.
Iterating global reduction 5 with 752 rules applied. Total rules applied 2152 place count 698 transition count 1966
Renaming transitions due to excessive name length > 1024 char.
Discarding 26 places :
Symmetric choice reduction at 5 with 26 rule applications. Total rules 2178 place count 672 transition count 1643
Iterating global reduction 5 with 26 rules applied. Total rules applied 2204 place count 672 transition count 1643
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Iterating post reduction 5 with 23 rules applied. Total rules applied 2227 place count 672 transition count 1620
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 6 with 20 rules applied. Total rules applied 2247 place count 672 transition count 1600
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 6 with 10 rules applied. Total rules applied 2257 place count 672 transition count 1590
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 7 with 10 rules applied. Total rules applied 2267 place count 662 transition count 1590
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2269 place count 660 transition count 1588
Applied a total of 2269 rules in 319 ms. Remains 660 /2277 variables (removed 1617) and now considering 1588/4171 (removed 2583) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 320 ms. Remains : 660/2277 places, 1588/4171 transitions.
[2023-03-08 12:02:21] [INFO ] Flatten gal took : 32 ms
[2023-03-08 12:02:21] [INFO ] Flatten gal took : 33 ms
[2023-03-08 12:02:21] [INFO ] Input system was already deterministic with 1588 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 2235 transition count 4057
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 2235 transition count 4057
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 87 place count 2235 transition count 4054
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 110 place count 2212 transition count 4019
Iterating global reduction 1 with 23 rules applied. Total rules applied 133 place count 2212 transition count 4019
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 134 place count 2212 transition count 4018
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 142 place count 2204 transition count 4010
Iterating global reduction 2 with 8 rules applied. Total rules applied 150 place count 2204 transition count 4010
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 158 place count 2196 transition count 4002
Iterating global reduction 2 with 8 rules applied. Total rules applied 166 place count 2196 transition count 4002
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 172 place count 2190 transition count 3996
Iterating global reduction 2 with 6 rules applied. Total rules applied 178 place count 2190 transition count 3996
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 183 place count 2185 transition count 3991
Iterating global reduction 2 with 5 rules applied. Total rules applied 188 place count 2185 transition count 3991
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 192 place count 2181 transition count 3987
Iterating global reduction 2 with 4 rules applied. Total rules applied 196 place count 2181 transition count 3987
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 199 place count 2178 transition count 3984
Iterating global reduction 2 with 3 rules applied. Total rules applied 202 place count 2178 transition count 3984
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 205 place count 2175 transition count 3981
Iterating global reduction 2 with 3 rules applied. Total rules applied 208 place count 2175 transition count 3981
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 210 place count 2173 transition count 3979
Iterating global reduction 2 with 2 rules applied. Total rules applied 212 place count 2173 transition count 3979
Applied a total of 212 rules in 981 ms. Remains 2173 /2277 variables (removed 104) and now considering 3979/4171 (removed 192) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 983 ms. Remains : 2173/2277 places, 3979/4171 transitions.
[2023-03-08 12:02:22] [INFO ] Flatten gal took : 71 ms
[2023-03-08 12:02:22] [INFO ] Flatten gal took : 81 ms
[2023-03-08 12:02:22] [INFO ] Input system was already deterministic with 3979 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 2242 transition count 4064
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 2242 transition count 4064
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 71 place count 2242 transition count 4063
Discarding 18 places :
Symmetric choice reduction at 1 with 18 rule applications. Total rules 89 place count 2224 transition count 4033
Iterating global reduction 1 with 18 rules applied. Total rules applied 107 place count 2224 transition count 4033
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 108 place count 2224 transition count 4032
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 114 place count 2218 transition count 4026
Iterating global reduction 2 with 6 rules applied. Total rules applied 120 place count 2218 transition count 4026
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 126 place count 2212 transition count 4020
Iterating global reduction 2 with 6 rules applied. Total rules applied 132 place count 2212 transition count 4020
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 137 place count 2207 transition count 4015
Iterating global reduction 2 with 5 rules applied. Total rules applied 142 place count 2207 transition count 4015
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 147 place count 2202 transition count 4010
Iterating global reduction 2 with 5 rules applied. Total rules applied 152 place count 2202 transition count 4010
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 156 place count 2198 transition count 4006
Iterating global reduction 2 with 4 rules applied. Total rules applied 160 place count 2198 transition count 4006
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 163 place count 2195 transition count 4003
Iterating global reduction 2 with 3 rules applied. Total rules applied 166 place count 2195 transition count 4003
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 169 place count 2192 transition count 4000
Iterating global reduction 2 with 3 rules applied. Total rules applied 172 place count 2192 transition count 4000
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 174 place count 2190 transition count 3998
Iterating global reduction 2 with 2 rules applied. Total rules applied 176 place count 2190 transition count 3998
Applied a total of 176 rules in 1013 ms. Remains 2190 /2277 variables (removed 87) and now considering 3998/4171 (removed 173) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1015 ms. Remains : 2190/2277 places, 3998/4171 transitions.
[2023-03-08 12:02:24] [INFO ] Flatten gal took : 80 ms
[2023-03-08 12:02:24] [INFO ] Flatten gal took : 74 ms
[2023-03-08 12:02:24] [INFO ] Input system was already deterministic with 3998 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 2237 transition count 4059
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 2237 transition count 4059
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 82 place count 2237 transition count 4057
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 105 place count 2214 transition count 4022
Iterating global reduction 1 with 23 rules applied. Total rules applied 128 place count 2214 transition count 4022
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 129 place count 2214 transition count 4021
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 137 place count 2206 transition count 4013
Iterating global reduction 2 with 8 rules applied. Total rules applied 145 place count 2206 transition count 4013
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 153 place count 2198 transition count 4005
Iterating global reduction 2 with 8 rules applied. Total rules applied 161 place count 2198 transition count 4005
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 167 place count 2192 transition count 3999
Iterating global reduction 2 with 6 rules applied. Total rules applied 173 place count 2192 transition count 3999
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 178 place count 2187 transition count 3994
Iterating global reduction 2 with 5 rules applied. Total rules applied 183 place count 2187 transition count 3994
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 187 place count 2183 transition count 3990
Iterating global reduction 2 with 4 rules applied. Total rules applied 191 place count 2183 transition count 3990
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 194 place count 2180 transition count 3987
Iterating global reduction 2 with 3 rules applied. Total rules applied 197 place count 2180 transition count 3987
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 200 place count 2177 transition count 3984
Iterating global reduction 2 with 3 rules applied. Total rules applied 203 place count 2177 transition count 3984
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 205 place count 2175 transition count 3982
Iterating global reduction 2 with 2 rules applied. Total rules applied 207 place count 2175 transition count 3982
Applied a total of 207 rules in 1054 ms. Remains 2175 /2277 variables (removed 102) and now considering 3982/4171 (removed 189) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1055 ms. Remains : 2175/2277 places, 3982/4171 transitions.
[2023-03-08 12:02:25] [INFO ] Flatten gal took : 67 ms
[2023-03-08 12:02:25] [INFO ] Flatten gal took : 72 ms
[2023-03-08 12:02:25] [INFO ] Input system was already deterministic with 3982 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Graph (trivial) has 1985 edges and 2277 vertex of which 503 / 2277 are part of one of the 44 SCC in 2 ms
Free SCC test removed 459 places
Ensure Unique test removed 490 transitions
Reduce isomorphic transitions removed 490 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 395 transitions
Trivial Post-agglo rules discarded 395 transitions
Performed 395 trivial Post agglomeration. Transition count delta: 395
Iterating post reduction 0 with 395 rules applied. Total rules applied 396 place count 1817 transition count 3285
Reduce places removed 395 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 1 with 440 rules applied. Total rules applied 836 place count 1422 transition count 3240
Reduce places removed 28 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 29 rules applied. Total rules applied 865 place count 1394 transition count 3239
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 866 place count 1393 transition count 3239
Performed 182 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 182 Pre rules applied. Total rules applied 866 place count 1393 transition count 3057
Deduced a syphon composed of 182 places in 12 ms
Reduce places removed 182 places and 0 transitions.
Iterating global reduction 4 with 364 rules applied. Total rules applied 1230 place count 1211 transition count 3057
Discarding 75 places :
Symmetric choice reduction at 4 with 75 rule applications. Total rules 1305 place count 1136 transition count 2547
Iterating global reduction 4 with 75 rules applied. Total rules applied 1380 place count 1136 transition count 2547
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1383 place count 1136 transition count 2544
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 12 Pre rules applied. Total rules applied 1383 place count 1136 transition count 2532
Deduced a syphon composed of 12 places in 10 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 5 with 24 rules applied. Total rules applied 1407 place count 1124 transition count 2532
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1408 place count 1123 transition count 2519
Iterating global reduction 5 with 1 rules applied. Total rules applied 1409 place count 1123 transition count 2519
Performed 384 Post agglomeration using F-continuation condition.Transition count delta: 384
Deduced a syphon composed of 384 places in 1 ms
Reduce places removed 384 places and 0 transitions.
Iterating global reduction 5 with 768 rules applied. Total rules applied 2177 place count 739 transition count 2135
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 2179 place count 739 transition count 2133
Discarding 23 places :
Symmetric choice reduction at 6 with 23 rule applications. Total rules 2202 place count 716 transition count 1846
Iterating global reduction 6 with 23 rules applied. Total rules applied 2225 place count 716 transition count 1846
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 6 with 20 rules applied. Total rules applied 2245 place count 716 transition count 1826
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 2249 place count 714 transition count 1824
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 7 with 16 rules applied. Total rules applied 2265 place count 714 transition count 1808
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 7 with 8 rules applied. Total rules applied 2273 place count 714 transition count 1800
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 2281 place count 706 transition count 1800
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 9 with 2 rules applied. Total rules applied 2283 place count 706 transition count 1800
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 9 with 1 rules applied. Total rules applied 2284 place count 706 transition count 1799
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 2286 place count 704 transition count 1797
Applied a total of 2286 rules in 427 ms. Remains 704 /2277 variables (removed 1573) and now considering 1797/4171 (removed 2374) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 428 ms. Remains : 704/2277 places, 1797/4171 transitions.
[2023-03-08 12:02:26] [INFO ] Flatten gal took : 36 ms
[2023-03-08 12:02:26] [INFO ] Flatten gal took : 40 ms
[2023-03-08 12:02:26] [INFO ] Input system was already deterministic with 1797 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 2235 transition count 4057
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 2235 transition count 4057
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 87 place count 2235 transition count 4054
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 110 place count 2212 transition count 4019
Iterating global reduction 1 with 23 rules applied. Total rules applied 133 place count 2212 transition count 4019
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 134 place count 2212 transition count 4018
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 142 place count 2204 transition count 4010
Iterating global reduction 2 with 8 rules applied. Total rules applied 150 place count 2204 transition count 4010
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 158 place count 2196 transition count 4002
Iterating global reduction 2 with 8 rules applied. Total rules applied 166 place count 2196 transition count 4002
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 172 place count 2190 transition count 3996
Iterating global reduction 2 with 6 rules applied. Total rules applied 178 place count 2190 transition count 3996
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 183 place count 2185 transition count 3991
Iterating global reduction 2 with 5 rules applied. Total rules applied 188 place count 2185 transition count 3991
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 192 place count 2181 transition count 3987
Iterating global reduction 2 with 4 rules applied. Total rules applied 196 place count 2181 transition count 3987
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 199 place count 2178 transition count 3984
Iterating global reduction 2 with 3 rules applied. Total rules applied 202 place count 2178 transition count 3984
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 205 place count 2175 transition count 3981
Iterating global reduction 2 with 3 rules applied. Total rules applied 208 place count 2175 transition count 3981
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 210 place count 2173 transition count 3979
Iterating global reduction 2 with 2 rules applied. Total rules applied 212 place count 2173 transition count 3979
Applied a total of 212 rules in 926 ms. Remains 2173 /2277 variables (removed 104) and now considering 3979/4171 (removed 192) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 926 ms. Remains : 2173/2277 places, 3979/4171 transitions.
[2023-03-08 12:02:27] [INFO ] Flatten gal took : 59 ms
[2023-03-08 12:02:27] [INFO ] Flatten gal took : 62 ms
[2023-03-08 12:02:27] [INFO ] Input system was already deterministic with 3979 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 2234 transition count 4056
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 2234 transition count 4056
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 89 place count 2234 transition count 4053
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 113 place count 2210 transition count 4017
Iterating global reduction 1 with 24 rules applied. Total rules applied 137 place count 2210 transition count 4017
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 138 place count 2210 transition count 4016
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 146 place count 2202 transition count 4008
Iterating global reduction 2 with 8 rules applied. Total rules applied 154 place count 2202 transition count 4008
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 162 place count 2194 transition count 4000
Iterating global reduction 2 with 8 rules applied. Total rules applied 170 place count 2194 transition count 4000
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 176 place count 2188 transition count 3994
Iterating global reduction 2 with 6 rules applied. Total rules applied 182 place count 2188 transition count 3994
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 187 place count 2183 transition count 3989
Iterating global reduction 2 with 5 rules applied. Total rules applied 192 place count 2183 transition count 3989
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 196 place count 2179 transition count 3985
Iterating global reduction 2 with 4 rules applied. Total rules applied 200 place count 2179 transition count 3985
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 203 place count 2176 transition count 3982
Iterating global reduction 2 with 3 rules applied. Total rules applied 206 place count 2176 transition count 3982
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 209 place count 2173 transition count 3979
Iterating global reduction 2 with 3 rules applied. Total rules applied 212 place count 2173 transition count 3979
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 214 place count 2171 transition count 3977
Iterating global reduction 2 with 2 rules applied. Total rules applied 216 place count 2171 transition count 3977
Applied a total of 216 rules in 960 ms. Remains 2171 /2277 variables (removed 106) and now considering 3977/4171 (removed 194) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 960 ms. Remains : 2171/2277 places, 3977/4171 transitions.
[2023-03-08 12:02:28] [INFO ] Flatten gal took : 61 ms
[2023-03-08 12:02:28] [INFO ] Flatten gal took : 66 ms
[2023-03-08 12:02:28] [INFO ] Input system was already deterministic with 3977 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Graph (trivial) has 2007 edges and 2277 vertex of which 539 / 2277 are part of one of the 45 SCC in 1 ms
Free SCC test removed 494 places
Ensure Unique test removed 529 transitions
Reduce isomorphic transitions removed 529 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 381 transitions
Trivial Post-agglo rules discarded 381 transitions
Performed 381 trivial Post agglomeration. Transition count delta: 381
Iterating post reduction 0 with 381 rules applied. Total rules applied 382 place count 1782 transition count 3260
Reduce places removed 381 places and 0 transitions.
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 429 rules applied. Total rules applied 811 place count 1401 transition count 3212
Reduce places removed 30 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 32 rules applied. Total rules applied 843 place count 1371 transition count 3210
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 845 place count 1369 transition count 3210
Performed 177 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 177 Pre rules applied. Total rules applied 845 place count 1369 transition count 3033
Deduced a syphon composed of 177 places in 11 ms
Reduce places removed 177 places and 0 transitions.
Iterating global reduction 4 with 354 rules applied. Total rules applied 1199 place count 1192 transition count 3033
Discarding 88 places :
Symmetric choice reduction at 4 with 88 rule applications. Total rules 1287 place count 1104 transition count 2414
Iterating global reduction 4 with 88 rules applied. Total rules applied 1375 place count 1104 transition count 2414
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1378 place count 1104 transition count 2411
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 15 Pre rules applied. Total rules applied 1378 place count 1104 transition count 2396
Deduced a syphon composed of 15 places in 9 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 5 with 30 rules applied. Total rules applied 1408 place count 1089 transition count 2396
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1409 place count 1088 transition count 2383
Iterating global reduction 5 with 1 rules applied. Total rules applied 1410 place count 1088 transition count 2383
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1411 place count 1088 transition count 2382
Performed 381 Post agglomeration using F-continuation condition.Transition count delta: 381
Deduced a syphon composed of 381 places in 0 ms
Reduce places removed 381 places and 0 transitions.
Iterating global reduction 6 with 762 rules applied. Total rules applied 2173 place count 707 transition count 2001
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 2174 place count 707 transition count 2000
Renaming transitions due to excessive name length > 1024 char.
Discarding 25 places :
Symmetric choice reduction at 7 with 25 rule applications. Total rules 2199 place count 682 transition count 1690
Iterating global reduction 7 with 25 rules applied. Total rules applied 2224 place count 682 transition count 1690
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 7 with 20 rules applied. Total rules applied 2244 place count 682 transition count 1670
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2246 place count 681 transition count 1669
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 8 with 20 rules applied. Total rules applied 2266 place count 681 transition count 1649
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 8 with 10 rules applied. Total rules applied 2276 place count 681 transition count 1639
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 9 with 10 rules applied. Total rules applied 2286 place count 671 transition count 1639
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 2288 place count 669 transition count 1637
Applied a total of 2288 rules in 335 ms. Remains 669 /2277 variables (removed 1608) and now considering 1637/4171 (removed 2534) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 337 ms. Remains : 669/2277 places, 1637/4171 transitions.
[2023-03-08 12:02:29] [INFO ] Flatten gal took : 29 ms
[2023-03-08 12:02:29] [INFO ] Flatten gal took : 32 ms
[2023-03-08 12:02:29] [INFO ] Input system was already deterministic with 1637 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 2234 transition count 4056
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 2234 transition count 4056
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 89 place count 2234 transition count 4053
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 113 place count 2210 transition count 4017
Iterating global reduction 1 with 24 rules applied. Total rules applied 137 place count 2210 transition count 4017
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 138 place count 2210 transition count 4016
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 146 place count 2202 transition count 4008
Iterating global reduction 2 with 8 rules applied. Total rules applied 154 place count 2202 transition count 4008
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 162 place count 2194 transition count 4000
Iterating global reduction 2 with 8 rules applied. Total rules applied 170 place count 2194 transition count 4000
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 176 place count 2188 transition count 3994
Iterating global reduction 2 with 6 rules applied. Total rules applied 182 place count 2188 transition count 3994
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 187 place count 2183 transition count 3989
Iterating global reduction 2 with 5 rules applied. Total rules applied 192 place count 2183 transition count 3989
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 196 place count 2179 transition count 3985
Iterating global reduction 2 with 4 rules applied. Total rules applied 200 place count 2179 transition count 3985
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 203 place count 2176 transition count 3982
Iterating global reduction 2 with 3 rules applied. Total rules applied 206 place count 2176 transition count 3982
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 209 place count 2173 transition count 3979
Iterating global reduction 2 with 3 rules applied. Total rules applied 212 place count 2173 transition count 3979
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 214 place count 2171 transition count 3977
Iterating global reduction 2 with 2 rules applied. Total rules applied 216 place count 2171 transition count 3977
Applied a total of 216 rules in 925 ms. Remains 2171 /2277 variables (removed 106) and now considering 3977/4171 (removed 194) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 925 ms. Remains : 2171/2277 places, 3977/4171 transitions.
[2023-03-08 12:02:30] [INFO ] Flatten gal took : 59 ms
[2023-03-08 12:02:30] [INFO ] Flatten gal took : 65 ms
[2023-03-08 12:02:30] [INFO ] Input system was already deterministic with 3977 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 2242 transition count 4076
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 2242 transition count 4076
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 72 place count 2242 transition count 4074
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 93 place count 2221 transition count 4041
Iterating global reduction 1 with 21 rules applied. Total rules applied 114 place count 2221 transition count 4041
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 115 place count 2221 transition count 4040
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 121 place count 2215 transition count 4034
Iterating global reduction 2 with 6 rules applied. Total rules applied 127 place count 2215 transition count 4034
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 133 place count 2209 transition count 4028
Iterating global reduction 2 with 6 rules applied. Total rules applied 139 place count 2209 transition count 4028
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 144 place count 2204 transition count 4023
Iterating global reduction 2 with 5 rules applied. Total rules applied 149 place count 2204 transition count 4023
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 153 place count 2200 transition count 4019
Iterating global reduction 2 with 4 rules applied. Total rules applied 157 place count 2200 transition count 4019
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 160 place count 2197 transition count 4016
Iterating global reduction 2 with 3 rules applied. Total rules applied 163 place count 2197 transition count 4016
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 166 place count 2194 transition count 4013
Iterating global reduction 2 with 3 rules applied. Total rules applied 169 place count 2194 transition count 4013
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 172 place count 2191 transition count 4010
Iterating global reduction 2 with 3 rules applied. Total rules applied 175 place count 2191 transition count 4010
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 177 place count 2189 transition count 4008
Iterating global reduction 2 with 2 rules applied. Total rules applied 179 place count 2189 transition count 4008
Applied a total of 179 rules in 997 ms. Remains 2189 /2277 variables (removed 88) and now considering 4008/4171 (removed 163) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 998 ms. Remains : 2189/2277 places, 4008/4171 transitions.
[2023-03-08 12:02:31] [INFO ] Flatten gal took : 59 ms
[2023-03-08 12:02:31] [INFO ] Flatten gal took : 62 ms
[2023-03-08 12:02:31] [INFO ] Input system was already deterministic with 4008 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Graph (trivial) has 2013 edges and 2277 vertex of which 557 / 2277 are part of one of the 44 SCC in 1 ms
Free SCC test removed 513 places
Ensure Unique test removed 551 transitions
Reduce isomorphic transitions removed 551 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 374 transitions
Trivial Post-agglo rules discarded 374 transitions
Performed 374 trivial Post agglomeration. Transition count delta: 374
Iterating post reduction 0 with 374 rules applied. Total rules applied 375 place count 1763 transition count 3245
Reduce places removed 374 places and 0 transitions.
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 422 rules applied. Total rules applied 797 place count 1389 transition count 3197
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 827 place count 1359 transition count 3197
Performed 175 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 175 Pre rules applied. Total rules applied 827 place count 1359 transition count 3022
Deduced a syphon composed of 175 places in 11 ms
Reduce places removed 175 places and 0 transitions.
Iterating global reduction 3 with 350 rules applied. Total rules applied 1177 place count 1184 transition count 3022
Discarding 92 places :
Symmetric choice reduction at 3 with 92 rule applications. Total rules 1269 place count 1092 transition count 2387
Iterating global reduction 3 with 92 rules applied. Total rules applied 1361 place count 1092 transition count 2387
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1364 place count 1092 transition count 2384
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 15 Pre rules applied. Total rules applied 1364 place count 1092 transition count 2369
Deduced a syphon composed of 15 places in 9 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 1394 place count 1077 transition count 2369
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 1396 place count 1075 transition count 2343
Iterating global reduction 4 with 2 rules applied. Total rules applied 1398 place count 1075 transition count 2343
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1399 place count 1075 transition count 2342
Performed 376 Post agglomeration using F-continuation condition.Transition count delta: 376
Deduced a syphon composed of 376 places in 0 ms
Reduce places removed 376 places and 0 transitions.
Iterating global reduction 5 with 752 rules applied. Total rules applied 2151 place count 699 transition count 1966
Renaming transitions due to excessive name length > 1024 char.
Discarding 27 places :
Symmetric choice reduction at 5 with 27 rule applications. Total rules 2178 place count 672 transition count 1630
Iterating global reduction 5 with 27 rules applied. Total rules applied 2205 place count 672 transition count 1630
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Iterating post reduction 5 with 24 rules applied. Total rules applied 2229 place count 672 transition count 1606
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 6 with 19 rules applied. Total rules applied 2248 place count 672 transition count 1587
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 6 with 10 rules applied. Total rules applied 2258 place count 672 transition count 1577
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 7 with 10 rules applied. Total rules applied 2268 place count 662 transition count 1577
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2270 place count 660 transition count 1575
Applied a total of 2270 rules in 257 ms. Remains 660 /2277 variables (removed 1617) and now considering 1575/4171 (removed 2596) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 257 ms. Remains : 660/2277 places, 1575/4171 transitions.
[2023-03-08 12:02:32] [INFO ] Flatten gal took : 27 ms
[2023-03-08 12:02:32] [INFO ] Flatten gal took : 29 ms
[2023-03-08 12:02:32] [INFO ] Input system was already deterministic with 1575 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 2234 transition count 4056
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 2234 transition count 4056
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 89 place count 2234 transition count 4053
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 113 place count 2210 transition count 4017
Iterating global reduction 1 with 24 rules applied. Total rules applied 137 place count 2210 transition count 4017
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 138 place count 2210 transition count 4016
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 146 place count 2202 transition count 4008
Iterating global reduction 2 with 8 rules applied. Total rules applied 154 place count 2202 transition count 4008
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 162 place count 2194 transition count 4000
Iterating global reduction 2 with 8 rules applied. Total rules applied 170 place count 2194 transition count 4000
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 176 place count 2188 transition count 3994
Iterating global reduction 2 with 6 rules applied. Total rules applied 182 place count 2188 transition count 3994
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 187 place count 2183 transition count 3989
Iterating global reduction 2 with 5 rules applied. Total rules applied 192 place count 2183 transition count 3989
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 196 place count 2179 transition count 3985
Iterating global reduction 2 with 4 rules applied. Total rules applied 200 place count 2179 transition count 3985
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 203 place count 2176 transition count 3982
Iterating global reduction 2 with 3 rules applied. Total rules applied 206 place count 2176 transition count 3982
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 209 place count 2173 transition count 3979
Iterating global reduction 2 with 3 rules applied. Total rules applied 212 place count 2173 transition count 3979
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 214 place count 2171 transition count 3977
Iterating global reduction 2 with 2 rules applied. Total rules applied 216 place count 2171 transition count 3977
Applied a total of 216 rules in 920 ms. Remains 2171 /2277 variables (removed 106) and now considering 3977/4171 (removed 194) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 921 ms. Remains : 2171/2277 places, 3977/4171 transitions.
[2023-03-08 12:02:33] [INFO ] Flatten gal took : 57 ms
[2023-03-08 12:02:33] [INFO ] Flatten gal took : 61 ms
[2023-03-08 12:02:33] [INFO ] Input system was already deterministic with 3977 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 2238 transition count 4096
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 2238 transition count 4096
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 81 place count 2238 transition count 4093
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 104 place count 2215 transition count 4058
Iterating global reduction 1 with 23 rules applied. Total rules applied 127 place count 2215 transition count 4058
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 128 place count 2215 transition count 4057
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 135 place count 2208 transition count 4050
Iterating global reduction 2 with 7 rules applied. Total rules applied 142 place count 2208 transition count 4050
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 149 place count 2201 transition count 4043
Iterating global reduction 2 with 7 rules applied. Total rules applied 156 place count 2201 transition count 4043
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 161 place count 2196 transition count 4038
Iterating global reduction 2 with 5 rules applied. Total rules applied 166 place count 2196 transition count 4038
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 170 place count 2192 transition count 4034
Iterating global reduction 2 with 4 rules applied. Total rules applied 174 place count 2192 transition count 4034
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 177 place count 2189 transition count 4031
Iterating global reduction 2 with 3 rules applied. Total rules applied 180 place count 2189 transition count 4031
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 182 place count 2187 transition count 4029
Iterating global reduction 2 with 2 rules applied. Total rules applied 184 place count 2187 transition count 4029
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 186 place count 2185 transition count 4027
Iterating global reduction 2 with 2 rules applied. Total rules applied 188 place count 2185 transition count 4027
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 190 place count 2183 transition count 4025
Iterating global reduction 2 with 2 rules applied. Total rules applied 192 place count 2183 transition count 4025
Applied a total of 192 rules in 938 ms. Remains 2183 /2277 variables (removed 94) and now considering 4025/4171 (removed 146) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 938 ms. Remains : 2183/2277 places, 4025/4171 transitions.
[2023-03-08 12:02:34] [INFO ] Flatten gal took : 62 ms
[2023-03-08 12:02:34] [INFO ] Flatten gal took : 69 ms
[2023-03-08 12:02:34] [INFO ] Input system was already deterministic with 4025 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2277/2277 places, 4171/4171 transitions.
Graph (trivial) has 2013 edges and 2277 vertex of which 557 / 2277 are part of one of the 44 SCC in 0 ms
Free SCC test removed 513 places
Ensure Unique test removed 551 transitions
Reduce isomorphic transitions removed 551 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 375 transitions
Trivial Post-agglo rules discarded 375 transitions
Performed 375 trivial Post agglomeration. Transition count delta: 375
Iterating post reduction 0 with 375 rules applied. Total rules applied 376 place count 1763 transition count 3244
Reduce places removed 375 places and 0 transitions.
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 423 rules applied. Total rules applied 799 place count 1388 transition count 3196
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 829 place count 1358 transition count 3196
Performed 175 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 175 Pre rules applied. Total rules applied 829 place count 1358 transition count 3021
Deduced a syphon composed of 175 places in 11 ms
Reduce places removed 175 places and 0 transitions.
Iterating global reduction 3 with 350 rules applied. Total rules applied 1179 place count 1183 transition count 3021
Discarding 91 places :
Symmetric choice reduction at 3 with 91 rule applications. Total rules 1270 place count 1092 transition count 2399
Iterating global reduction 3 with 91 rules applied. Total rules applied 1361 place count 1092 transition count 2399
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1364 place count 1092 transition count 2396
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 15 Pre rules applied. Total rules applied 1364 place count 1092 transition count 2381
Deduced a syphon composed of 15 places in 9 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 1394 place count 1077 transition count 2381
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 1396 place count 1075 transition count 2355
Iterating global reduction 4 with 2 rules applied. Total rules applied 1398 place count 1075 transition count 2355
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1399 place count 1075 transition count 2354
Performed 376 Post agglomeration using F-continuation condition.Transition count delta: 376
Deduced a syphon composed of 376 places in 0 ms
Reduce places removed 376 places and 0 transitions.
Iterating global reduction 5 with 752 rules applied. Total rules applied 2151 place count 699 transition count 1978
Renaming transitions due to excessive name length > 1024 char.
Discarding 26 places :
Symmetric choice reduction at 5 with 26 rule applications. Total rules 2177 place count 673 transition count 1652
Iterating global reduction 5 with 26 rules applied. Total rules applied 2203 place count 673 transition count 1652
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Iterating post reduction 5 with 23 rules applied. Total rules applied 2226 place count 673 transition count 1629
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 6 with 19 rules applied. Total rules applied 2245 place count 673 transition count 1610
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 6 with 9 rules applied. Total rules applied 2254 place count 673 transition count 1601
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 7 with 9 rules applied. Total rules applied 2263 place count 664 transition count 1601
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2265 place count 662 transition count 1599
Applied a total of 2265 rules in 261 ms. Remains 662 /2277 variables (removed 1615) and now considering 1599/4171 (removed 2572) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 262 ms. Remains : 662/2277 places, 1599/4171 transitions.
[2023-03-08 12:02:34] [INFO ] Flatten gal took : 27 ms
[2023-03-08 12:02:34] [INFO ] Flatten gal took : 29 ms
[2023-03-08 12:02:35] [INFO ] Input system was already deterministic with 1599 transitions.
[2023-03-08 12:02:35] [INFO ] Flatten gal took : 63 ms
[2023-03-08 12:02:35] [INFO ] Flatten gal took : 67 ms
[2023-03-08 12:02:35] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 12:02:35] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2277 places, 4171 transitions and 12467 arcs took 15 ms.
Total runtime 43923 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-09b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA DLCround-PT-09b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678277554694

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-09b-CTLFireability-02
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 1 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 1 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 3/224 1/32 DLCround-PT-09b-CTLFireability-02 65674 m, 13134 m/sec, 265775 t fired, .

Time elapsed: 17 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 8/224 3/32 DLCround-PT-09b-CTLFireability-02 333838 m, 53632 m/sec, 1441290 t fired, .

Time elapsed: 22 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 13/224 5/32 DLCround-PT-09b-CTLFireability-02 589259 m, 51084 m/sec, 2594772 t fired, .

Time elapsed: 27 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 18/224 6/32 DLCround-PT-09b-CTLFireability-02 839301 m, 50008 m/sec, 3764167 t fired, .

Time elapsed: 32 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 23/224 7/32 DLCround-PT-09b-CTLFireability-02 1075711 m, 47282 m/sec, 4920267 t fired, .

Time elapsed: 37 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 28/224 9/32 DLCround-PT-09b-CTLFireability-02 1311990 m, 47255 m/sec, 6064475 t fired, .

Time elapsed: 42 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 33/224 10/32 DLCround-PT-09b-CTLFireability-02 1563064 m, 50214 m/sec, 7254660 t fired, .

Time elapsed: 47 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 38/224 12/32 DLCround-PT-09b-CTLFireability-02 1797154 m, 46818 m/sec, 8400028 t fired, .

Time elapsed: 52 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 43/224 13/32 DLCround-PT-09b-CTLFireability-02 2028310 m, 46231 m/sec, 9534598 t fired, .

Time elapsed: 57 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 48/224 15/32 DLCround-PT-09b-CTLFireability-02 2263746 m, 47087 m/sec, 10695082 t fired, .

Time elapsed: 62 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 53/224 16/32 DLCround-PT-09b-CTLFireability-02 2502724 m, 47795 m/sec, 11836369 t fired, .

Time elapsed: 67 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 58/224 17/32 DLCround-PT-09b-CTLFireability-02 2742421 m, 47939 m/sec, 12984128 t fired, .

Time elapsed: 72 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 63/224 19/32 DLCround-PT-09b-CTLFireability-02 2965541 m, 44624 m/sec, 14081993 t fired, .

Time elapsed: 77 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 68/224 20/32 DLCround-PT-09b-CTLFireability-02 3190008 m, 44893 m/sec, 15200733 t fired, .

Time elapsed: 82 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 73/224 21/32 DLCround-PT-09b-CTLFireability-02 3426137 m, 47225 m/sec, 16341707 t fired, .

Time elapsed: 87 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 78/224 23/32 DLCround-PT-09b-CTLFireability-02 3661158 m, 47004 m/sec, 17477266 t fired, .

Time elapsed: 92 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 83/224 24/32 DLCround-PT-09b-CTLFireability-02 3893192 m, 46406 m/sec, 18625865 t fired, .

Time elapsed: 97 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 88/224 26/32 DLCround-PT-09b-CTLFireability-02 4134192 m, 48200 m/sec, 19790375 t fired, .

Time elapsed: 102 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 93/224 27/32 DLCround-PT-09b-CTLFireability-02 4368976 m, 46956 m/sec, 20939298 t fired, .

Time elapsed: 107 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 98/224 29/32 DLCround-PT-09b-CTLFireability-02 4606866 m, 47578 m/sec, 22115325 t fired, .

Time elapsed: 112 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 103/224 30/32 DLCround-PT-09b-CTLFireability-02 4831066 m, 44840 m/sec, 23256639 t fired, .

Time elapsed: 117 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 108/224 31/32 DLCround-PT-09b-CTLFireability-02 5060009 m, 45788 m/sec, 24392177 t fired, .

Time elapsed: 122 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 113/224 32/32 DLCround-PT-09b-CTLFireability-02 5293945 m, 46787 m/sec, 25546418 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-09b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCround-PT-09b-CTLFireability-14
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for DLCround-PT-09b-CTLFireability-14
lola: result : false
lola: markings : 211294
lola: fired transitions : 213259
lola: time used : 3.000000
lola: memory pages used : 5
lola: LAUNCH task # 40 (type EXCL) for 39 DLCround-PT-09b-CTLFireability-13
lola: time limit : 247 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DLCround-PT-09b-CTLFireability-13
lola: result : true
lola: markings : 291
lola: fired transitions : 290
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-09b-CTLFireability-11
lola: time limit : 266 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 2/266 2/32 DLCround-PT-09b-CTLFireability-11 72649 m, 14529 m/sec, 152126 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 7/266 4/32 DLCround-PT-09b-CTLFireability-11 252788 m, 36027 m/sec, 534346 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 12/266 6/32 DLCround-PT-09b-CTLFireability-11 432276 m, 35897 m/sec, 915218 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 17/266 8/32 DLCround-PT-09b-CTLFireability-11 613071 m, 36159 m/sec, 1300024 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 22/266 10/32 DLCround-PT-09b-CTLFireability-11 790708 m, 35527 m/sec, 1678924 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 27/266 12/32 DLCround-PT-09b-CTLFireability-11 967781 m, 35414 m/sec, 2053160 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 32/266 13/32 DLCround-PT-09b-CTLFireability-11 1143607 m, 35165 m/sec, 2424380 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 37/266 15/32 DLCround-PT-09b-CTLFireability-11 1318922 m, 35063 m/sec, 2796445 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 42/266 17/32 DLCround-PT-09b-CTLFireability-11 1496627 m, 35541 m/sec, 3172758 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 47/266 19/32 DLCround-PT-09b-CTLFireability-11 1670961 m, 34866 m/sec, 3542182 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 52/266 20/32 DLCround-PT-09b-CTLFireability-11 1844818 m, 34771 m/sec, 3913012 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 57/266 22/32 DLCround-PT-09b-CTLFireability-11 2019588 m, 34954 m/sec, 4282113 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 62/266 24/32 DLCround-PT-09b-CTLFireability-11 2198702 m, 35822 m/sec, 4660183 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 67/266 26/32 DLCround-PT-09b-CTLFireability-11 2381271 m, 36513 m/sec, 5045558 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 72/266 29/32 DLCround-PT-09b-CTLFireability-11 2558065 m, 35358 m/sec, 5419693 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 77/266 31/32 DLCround-PT-09b-CTLFireability-11 2736759 m, 35738 m/sec, 5799718 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-09b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 DLCround-PT-09b-CTLFireability-10
lola: time limit : 281 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DLCround-PT-09b-CTLFireability-10
lola: result : true
lola: markings : 51944
lola: fired transitions : 104720
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-09b-CTLFireability-08
lola: time limit : 307 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCround-PT-09b-CTLFireability-08
lola: result : false
lola: markings : 981
lola: fired transitions : 981
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-09b-CTLFireability-07
lola: time limit : 338 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 3/338 3/32 DLCround-PT-09b-CTLFireability-07 135425 m, 27085 m/sec, 273369 t fired, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 22 (type EXCL) for DLCround-PT-09b-CTLFireability-07
lola: result : false
lola: markings : 211508
lola: fired transitions : 427833
lola: time used : 6.000000
lola: memory pages used : 5
lola: LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-09b-CTLFireability-05
lola: time limit : 375 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 2/375 3/32 DLCround-PT-09b-CTLFireability-05 135175 m, 27035 m/sec, 154781 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 7/375 6/32 DLCround-PT-09b-CTLFireability-05 359395 m, 44844 m/sec, 416232 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 12/375 9/32 DLCround-PT-09b-CTLFireability-05 584099 m, 44940 m/sec, 678787 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 17/375 12/32 DLCround-PT-09b-CTLFireability-05 805478 m, 44275 m/sec, 938880 t fired, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 22/375 14/32 DLCround-PT-09b-CTLFireability-05 1025128 m, 43930 m/sec, 1196048 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 27/375 18/32 DLCround-PT-09b-CTLFireability-05 1248468 m, 44668 m/sec, 1454894 t fired, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 32/375 21/32 DLCround-PT-09b-CTLFireability-05 1481218 m, 46550 m/sec, 1713458 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 37/375 25/32 DLCround-PT-09b-CTLFireability-05 1718999 m, 47556 m/sec, 1979033 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 42/375 28/32 DLCround-PT-09b-CTLFireability-05 1951679 m, 46536 m/sec, 2240007 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 47/375 31/32 DLCround-PT-09b-CTLFireability-05 2189608 m, 47585 m/sec, 2501817 t fired, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for DLCround-PT-09b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-09b-CTLFireability-04
lola: time limit : 415 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/415 5/32 DLCround-PT-09b-CTLFireability-04 321209 m, 64241 m/sec, 358838 t fired, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/415 8/32 DLCround-PT-09b-CTLFireability-04 633028 m, 62363 m/sec, 709705 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/415 11/32 DLCround-PT-09b-CTLFireability-04 944396 m, 62273 m/sec, 1059243 t fired, .

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/415 15/32 DLCround-PT-09b-CTLFireability-04 1256607 m, 62442 m/sec, 1407778 t fired, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/415 18/32 DLCround-PT-09b-CTLFireability-04 1571358 m, 62950 m/sec, 1759882 t fired, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/415 21/32 DLCround-PT-09b-CTLFireability-04 1881180 m, 61964 m/sec, 2109240 t fired, .

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/415 24/32 DLCround-PT-09b-CTLFireability-04 2190811 m, 61926 m/sec, 2452799 t fired, .

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/415 28/32 DLCround-PT-09b-CTLFireability-04 2515498 m, 64937 m/sec, 2813722 t fired, .

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/415 32/32 DLCround-PT-09b-CTLFireability-04 2830208 m, 62942 m/sec, 3168594 t fired, .

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for DLCround-PT-09b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-09b-CTLFireability-03
lola: time limit : 467 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCround-PT-09b-CTLFireability-03
lola: result : true
lola: markings : 279
lola: fired transitions : 278
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-09b-CTLFireability-00
lola: time limit : 545 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/545 4/32 DLCround-PT-09b-CTLFireability-00 232911 m, 46582 m/sec, 268645 t fired, .

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/545 7/32 DLCround-PT-09b-CTLFireability-00 459294 m, 45276 m/sec, 533827 t fired, .

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/545 10/32 DLCround-PT-09b-CTLFireability-00 684533 m, 45047 m/sec, 794756 t fired, .

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/545 13/32 DLCround-PT-09b-CTLFireability-00 908680 m, 44829 m/sec, 1059289 t fired, .

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/545 16/32 DLCround-PT-09b-CTLFireability-00 1137291 m, 45722 m/sec, 1326234 t fired, .

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/545 19/32 DLCround-PT-09b-CTLFireability-00 1372460 m, 47033 m/sec, 1592466 t fired, .

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/545 23/32 DLCround-PT-09b-CTLFireability-00 1607884 m, 47084 m/sec, 1855683 t fired, .

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/545 27/32 DLCround-PT-09b-CTLFireability-00 1843445 m, 47112 m/sec, 2119651 t fired, .

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/545 30/32 DLCround-PT-09b-CTLFireability-00 2078159 m, 46942 m/sec, 2379483 t fired, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/545 32/32 DLCround-PT-09b-CTLFireability-00 2306162 m, 45600 m/sec, 2633772 t fired, .

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-09b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-09b-CTLFireability-12
lola: time limit : 643 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/643 3/32 DLCround-PT-09b-CTLFireability-12 319697 m, 63939 m/sec, 1056963 t fired, .

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/643 5/32 DLCround-PT-09b-CTLFireability-12 615461 m, 59152 m/sec, 2098381 t fired, .

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/643 7/32 DLCround-PT-09b-CTLFireability-12 908807 m, 58669 m/sec, 3189524 t fired, .

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/643 8/32 DLCround-PT-09b-CTLFireability-12 1168608 m, 51960 m/sec, 4205450 t fired, .

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/643 10/32 DLCround-PT-09b-CTLFireability-12 1441127 m, 54503 m/sec, 5237106 t fired, .

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/643 11/32 DLCround-PT-09b-CTLFireability-12 1714172 m, 54609 m/sec, 6279343 t fired, .

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/643 13/32 DLCround-PT-09b-CTLFireability-12 1970910 m, 51347 m/sec, 7280944 t fired, .

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/643 14/32 DLCround-PT-09b-CTLFireability-12 2229714 m, 51760 m/sec, 8294975 t fired, .

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/643 16/32 DLCround-PT-09b-CTLFireability-12 2493202 m, 52697 m/sec, 9298028 t fired, .

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 51/643 17/32 DLCround-PT-09b-CTLFireability-12 2766378 m, 54635 m/sec, 10336168 t fired, .

Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 56/643 19/32 DLCround-PT-09b-CTLFireability-12 3017888 m, 50302 m/sec, 11331786 t fired, .

Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 61/643 20/32 DLCround-PT-09b-CTLFireability-12 3276452 m, 51712 m/sec, 12346914 t fired, .

Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 66/643 22/32 DLCround-PT-09b-CTLFireability-12 3549091 m, 54527 m/sec, 13381979 t fired, .

Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 71/643 23/32 DLCround-PT-09b-CTLFireability-12 3804204 m, 51022 m/sec, 14383042 t fired, .

Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 76/643 25/32 DLCround-PT-09b-CTLFireability-12 4064292 m, 52017 m/sec, 15396948 t fired, .

Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 81/643 26/32 DLCround-PT-09b-CTLFireability-12 4326151 m, 52371 m/sec, 16406750 t fired, .

Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 86/643 28/32 DLCround-PT-09b-CTLFireability-12 4586821 m, 52134 m/sec, 17429901 t fired, .

Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 91/643 29/32 DLCround-PT-09b-CTLFireability-12 4831266 m, 48889 m/sec, 18426471 t fired, .

Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 96/643 31/32 DLCround-PT-09b-CTLFireability-12 5082742 m, 50295 m/sec, 19420415 t fired, .

Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 101/643 32/32 DLCround-PT-09b-CTLFireability-12 5335818 m, 50615 m/sec, 20420716 t fired, .

Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for DLCround-PT-09b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 DLCround-PT-09b-CTLFireability-15
lola: time limit : 778 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DLCround-PT-09b-CTLFireability-15
lola: result : false
lola: markings : 43
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-09b-CTLFireability-01
lola: time limit : 1037 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1037 3/32 DLCround-PT-09b-CTLFireability-01 312351 m, 62470 m/sec, 1031448 t fired, .

Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1037 4/32 DLCround-PT-09b-CTLFireability-01 570791 m, 51688 m/sec, 1936340 t fired, .

Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1037 6/32 DLCround-PT-09b-CTLFireability-01 838271 m, 53496 m/sec, 2921040 t fired, .

Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1037 7/32 DLCround-PT-09b-CTLFireability-01 1053709 m, 43087 m/sec, 3754746 t fired, .

Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1037 9/32 DLCround-PT-09b-CTLFireability-01 1281956 m, 45649 m/sec, 4636738 t fired, .

Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1037 10/32 DLCround-PT-09b-CTLFireability-01 1514673 m, 46543 m/sec, 5510377 t fired, .

Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/1037 11/32 DLCround-PT-09b-CTLFireability-01 1724741 m, 42013 m/sec, 6320387 t fired, .

Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/1037 13/32 DLCround-PT-09b-CTLFireability-01 1950234 m, 45098 m/sec, 7200208 t fired, .

Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/1037 14/32 DLCround-PT-09b-CTLFireability-01 2161311 m, 42215 m/sec, 8018285 t fired, .

Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/1037 15/32 DLCround-PT-09b-CTLFireability-01 2389760 m, 45689 m/sec, 8916103 t fired, .

Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/1037 16/32 DLCround-PT-09b-CTLFireability-01 2609919 m, 44031 m/sec, 9729479 t fired, .

Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/1037 18/32 DLCround-PT-09b-CTLFireability-01 2829917 m, 43999 m/sec, 10581644 t fired, .

Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/1037 19/32 DLCround-PT-09b-CTLFireability-01 3035570 m, 41130 m/sec, 11405423 t fired, .

Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/1037 20/32 DLCround-PT-09b-CTLFireability-01 3271362 m, 47158 m/sec, 12328099 t fired, .

Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/1037 22/32 DLCround-PT-09b-CTLFireability-01 3491238 m, 43975 m/sec, 13161207 t fired, .

Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/1037 23/32 DLCround-PT-09b-CTLFireability-01 3711349 m, 44022 m/sec, 14000893 t fired, .

Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/1037 24/32 DLCround-PT-09b-CTLFireability-01 3928778 m, 43485 m/sec, 14872809 t fired, .

Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/1037 25/32 DLCround-PT-09b-CTLFireability-01 4143330 m, 42910 m/sec, 15690080 t fired, .

Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/1037 27/32 DLCround-PT-09b-CTLFireability-01 4367424 m, 44818 m/sec, 16564906 t fired, .

Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-03: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 109/1037 28/32 DLCround-PT-09b-CTLFireability-01 4528855 m, 32286 m/sec, 17193340 t fired, .

Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 488 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-09b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-09b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478700722"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-09b.tgz
mv DLCround-PT-09b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;