About the Execution of LoLa+red for DLCround-PT-08b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13614.655 | 693560.00 | 699212.00 | 2102.00 | ?F????F?F??T??T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478700706.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-08b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478700706
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 5.8K Feb 25 18:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 25 18:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 18:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 18:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 18:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 25 18:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Feb 25 18:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 18:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.1M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-08b-CTLFireability-00
FORMULA_NAME DLCround-PT-08b-CTLFireability-01
FORMULA_NAME DLCround-PT-08b-CTLFireability-02
FORMULA_NAME DLCround-PT-08b-CTLFireability-03
FORMULA_NAME DLCround-PT-08b-CTLFireability-04
FORMULA_NAME DLCround-PT-08b-CTLFireability-05
FORMULA_NAME DLCround-PT-08b-CTLFireability-06
FORMULA_NAME DLCround-PT-08b-CTLFireability-07
FORMULA_NAME DLCround-PT-08b-CTLFireability-08
FORMULA_NAME DLCround-PT-08b-CTLFireability-09
FORMULA_NAME DLCround-PT-08b-CTLFireability-10
FORMULA_NAME DLCround-PT-08b-CTLFireability-11
FORMULA_NAME DLCround-PT-08b-CTLFireability-12
FORMULA_NAME DLCround-PT-08b-CTLFireability-13
FORMULA_NAME DLCround-PT-08b-CTLFireability-14
FORMULA_NAME DLCround-PT-08b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678276135804
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-08b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 11:48:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 11:48:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 11:48:57] [INFO ] Load time of PNML (sax parser for PT used): 156 ms
[2023-03-08 11:48:57] [INFO ] Transformed 3088 places.
[2023-03-08 11:48:57] [INFO ] Transformed 4732 transitions.
[2023-03-08 11:48:57] [INFO ] Found NUPN structural information;
[2023-03-08 11:48:57] [INFO ] Parsed PT model containing 3088 places and 4732 transitions and 13004 arcs in 266 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 117 out of 3088 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3088/3088 places, 4732/4732 transitions.
Discarding 536 places :
Symmetric choice reduction at 0 with 536 rule applications. Total rules 536 place count 2552 transition count 4196
Iterating global reduction 0 with 536 rules applied. Total rules applied 1072 place count 2552 transition count 4196
Discarding 418 places :
Symmetric choice reduction at 0 with 418 rule applications. Total rules 1490 place count 2134 transition count 3778
Iterating global reduction 0 with 418 rules applied. Total rules applied 1908 place count 2134 transition count 3778
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 1916 place count 2134 transition count 3770
Discarding 56 places :
Symmetric choice reduction at 1 with 56 rule applications. Total rules 1972 place count 2078 transition count 3656
Iterating global reduction 1 with 56 rules applied. Total rules applied 2028 place count 2078 transition count 3656
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 2060 place count 2046 transition count 3624
Iterating global reduction 1 with 32 rules applied. Total rules applied 2092 place count 2046 transition count 3624
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 2094 place count 2046 transition count 3622
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 2112 place count 2028 transition count 3604
Iterating global reduction 2 with 18 rules applied. Total rules applied 2130 place count 2028 transition count 3604
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 2147 place count 2011 transition count 3587
Iterating global reduction 2 with 17 rules applied. Total rules applied 2164 place count 2011 transition count 3587
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 2181 place count 1994 transition count 3570
Iterating global reduction 2 with 17 rules applied. Total rules applied 2198 place count 1994 transition count 3570
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 2209 place count 1983 transition count 3559
Iterating global reduction 2 with 11 rules applied. Total rules applied 2220 place count 1983 transition count 3559
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 2226 place count 1977 transition count 3553
Iterating global reduction 2 with 6 rules applied. Total rules applied 2232 place count 1977 transition count 3553
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 2238 place count 1971 transition count 3547
Iterating global reduction 2 with 6 rules applied. Total rules applied 2244 place count 1971 transition count 3547
Applied a total of 2244 rules in 1253 ms. Remains 1971 /3088 variables (removed 1117) and now considering 3547/4732 (removed 1185) transitions.
// Phase 1: matrix 3547 rows 1971 cols
[2023-03-08 11:48:58] [INFO ] Computed 157 place invariants in 39 ms
[2023-03-08 11:48:59] [INFO ] Implicit Places using invariants in 754 ms returned []
[2023-03-08 11:48:59] [INFO ] Invariant cache hit.
[2023-03-08 11:49:01] [INFO ] Implicit Places using invariants and state equation in 1550 ms returned []
Implicit Place search using SMT with State Equation took 2326 ms to find 0 implicit places.
[2023-03-08 11:49:01] [INFO ] Invariant cache hit.
[2023-03-08 11:49:02] [INFO ] Dead Transitions using invariants and state equation in 1400 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1971/3088 places, 3547/4732 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4981 ms. Remains : 1971/3088 places, 3547/4732 transitions.
Support contains 117 out of 1971 places after structural reductions.
[2023-03-08 11:49:02] [INFO ] Flatten gal took : 186 ms
[2023-03-08 11:49:03] [INFO ] Flatten gal took : 119 ms
[2023-03-08 11:49:03] [INFO ] Input system was already deterministic with 3547 transitions.
Support contains 114 out of 1971 places (down from 117) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 473 ms. (steps per millisecond=21 ) properties (out of 67) seen :49
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 18) seen :0
Running SMT prover for 18 properties.
[2023-03-08 11:49:03] [INFO ] Invariant cache hit.
[2023-03-08 11:49:04] [INFO ] [Real]Absence check using 157 positive place invariants in 104 ms returned sat
[2023-03-08 11:49:05] [INFO ] After 1085ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:17
[2023-03-08 11:49:05] [INFO ] [Nat]Absence check using 157 positive place invariants in 94 ms returned sat
[2023-03-08 11:49:08] [INFO ] After 2273ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :17
[2023-03-08 11:49:11] [INFO ] After 4945ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :17
Attempting to minimize the solution found.
Minimization took 1346 ms.
[2023-03-08 11:49:12] [INFO ] After 7517ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :17
Fused 18 Parikh solutions to 15 different solutions.
Parikh walk visited 11 properties in 639 ms.
Support contains 14 out of 1971 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Graph (trivial) has 1740 edges and 1971 vertex of which 480 / 1971 are part of one of the 39 SCC in 6 ms
Free SCC test removed 441 places
Drop transitions removed 501 transitions
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 514 transitions.
Drop transitions removed 312 transitions
Trivial Post-agglo rules discarded 312 transitions
Performed 312 trivial Post agglomeration. Transition count delta: 312
Iterating post reduction 0 with 312 rules applied. Total rules applied 313 place count 1530 transition count 2721
Reduce places removed 312 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 29 transitions
Trivial Post-agglo rules discarded 29 transitions
Performed 29 trivial Post agglomeration. Transition count delta: 29
Iterating post reduction 1 with 357 rules applied. Total rules applied 670 place count 1218 transition count 2676
Reduce places removed 29 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 30 rules applied. Total rules applied 700 place count 1189 transition count 2675
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 701 place count 1188 transition count 2675
Performed 154 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 154 Pre rules applied. Total rules applied 701 place count 1188 transition count 2521
Deduced a syphon composed of 154 places in 7 ms
Reduce places removed 154 places and 0 transitions.
Iterating global reduction 4 with 308 rules applied. Total rules applied 1009 place count 1034 transition count 2521
Discarding 72 places :
Symmetric choice reduction at 4 with 72 rule applications. Total rules 1081 place count 962 transition count 2084
Iterating global reduction 4 with 72 rules applied. Total rules applied 1153 place count 962 transition count 2084
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1156 place count 962 transition count 2081
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 14 Pre rules applied. Total rules applied 1156 place count 962 transition count 2067
Deduced a syphon composed of 14 places in 7 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 5 with 28 rules applied. Total rules applied 1184 place count 948 transition count 2067
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1185 place count 947 transition count 2055
Iterating global reduction 5 with 1 rules applied. Total rules applied 1186 place count 947 transition count 2055
Performed 355 Post agglomeration using F-continuation condition with reduction of 7 identical transitions.
Deduced a syphon composed of 355 places in 1 ms
Reduce places removed 355 places and 0 transitions.
Iterating global reduction 5 with 710 rules applied. Total rules applied 1896 place count 592 transition count 1693
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 5 with 10 rules applied. Total rules applied 1906 place count 592 transition count 1683
Discarding 24 places :
Symmetric choice reduction at 6 with 24 rule applications. Total rules 1930 place count 568 transition count 1404
Iterating global reduction 6 with 24 rules applied. Total rules applied 1954 place count 568 transition count 1404
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 6 with 21 rules applied. Total rules applied 1975 place count 568 transition count 1383
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 1977 place count 567 transition count 1382
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: -376
Deduced a syphon composed of 40 places in 1 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 7 with 80 rules applied. Total rules applied 2057 place count 527 transition count 1758
Drop transitions removed 25 transitions
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 30 transitions.
Iterating post reduction 7 with 30 rules applied. Total rules applied 2087 place count 527 transition count 1728
Discarding 19 places :
Symmetric choice reduction at 8 with 19 rule applications. Total rules 2106 place count 508 transition count 1293
Iterating global reduction 8 with 19 rules applied. Total rules applied 2125 place count 508 transition count 1293
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 8 with 17 rules applied. Total rules applied 2142 place count 508 transition count 1276
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: -42
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 9 with 10 rules applied. Total rules applied 2152 place count 503 transition count 1318
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 2154 place count 503 transition count 1316
Drop transitions removed 135 transitions
Redundant transition composition rules discarded 135 transitions
Iterating global reduction 10 with 135 rules applied. Total rules applied 2289 place count 503 transition count 1181
Discarding 9 places :
Symmetric choice reduction at 10 with 9 rule applications. Total rules 2298 place count 494 transition count 1067
Iterating global reduction 10 with 9 rules applied. Total rules applied 2307 place count 494 transition count 1067
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 10 with 9 rules applied. Total rules applied 2316 place count 494 transition count 1058
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 11 with 8 rules applied. Total rules applied 2324 place count 490 transition count 1077
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 11 with 4 rules applied. Total rules applied 2328 place count 490 transition count 1073
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 12 with 19 rules applied. Total rules applied 2347 place count 490 transition count 1054
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 12 with 8 rules applied. Total rules applied 2355 place count 486 transition count 1073
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 12 with 4 rules applied. Total rules applied 2359 place count 486 transition count 1069
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 13 with 19 rules applied. Total rules applied 2378 place count 486 transition count 1050
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 13 with 8 rules applied. Total rules applied 2386 place count 482 transition count 1069
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 13 with 4 rules applied. Total rules applied 2390 place count 482 transition count 1065
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 14 with 19 rules applied. Total rules applied 2409 place count 482 transition count 1046
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 14 with 8 rules applied. Total rules applied 2417 place count 478 transition count 1065
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 14 with 4 rules applied. Total rules applied 2421 place count 478 transition count 1061
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 15 with 19 rules applied. Total rules applied 2440 place count 478 transition count 1042
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 15 with 8 rules applied. Total rules applied 2448 place count 474 transition count 1061
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 15 with 4 rules applied. Total rules applied 2452 place count 474 transition count 1057
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 16 with 19 rules applied. Total rules applied 2471 place count 474 transition count 1038
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 16 with 8 rules applied. Total rules applied 2479 place count 470 transition count 1057
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 16 with 4 rules applied. Total rules applied 2483 place count 470 transition count 1053
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 17 with 19 rules applied. Total rules applied 2502 place count 470 transition count 1034
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -36
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 17 with 8 rules applied. Total rules applied 2510 place count 466 transition count 1070
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 17 with 4 rules applied. Total rules applied 2514 place count 466 transition count 1066
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 18 with 19 rules applied. Total rules applied 2533 place count 466 transition count 1047
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -36
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 18 with 8 rules applied. Total rules applied 2541 place count 462 transition count 1083
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 18 with 4 rules applied. Total rules applied 2545 place count 462 transition count 1079
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 19 with 19 rules applied. Total rules applied 2564 place count 462 transition count 1060
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -27
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 19 with 8 rules applied. Total rules applied 2572 place count 458 transition count 1087
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 19 with 4 rules applied. Total rules applied 2576 place count 458 transition count 1083
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 20 with 19 rules applied. Total rules applied 2595 place count 458 transition count 1064
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 20 with 8 rules applied. Total rules applied 2603 place count 454 transition count 1085
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 20 with 4 rules applied. Total rules applied 2607 place count 454 transition count 1081
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 21 with 19 rules applied. Total rules applied 2626 place count 454 transition count 1062
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 21 with 8 rules applied. Total rules applied 2634 place count 450 transition count 1081
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 21 with 4 rules applied. Total rules applied 2638 place count 450 transition count 1077
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 22 with 19 rules applied. Total rules applied 2657 place count 450 transition count 1058
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 22 with 8 rules applied. Total rules applied 2665 place count 446 transition count 1077
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 22 with 4 rules applied. Total rules applied 2669 place count 446 transition count 1073
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 23 with 19 rules applied. Total rules applied 2688 place count 446 transition count 1054
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 23 with 8 rules applied. Total rules applied 2696 place count 442 transition count 1073
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 23 with 4 rules applied. Total rules applied 2700 place count 442 transition count 1069
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 24 with 19 rules applied. Total rules applied 2719 place count 442 transition count 1050
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 2721 place count 441 transition count 1052
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 24 with 1 rules applied. Total rules applied 2722 place count 441 transition count 1051
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 25 with 2 rules applied. Total rules applied 2724 place count 441 transition count 1049
Free-agglomeration rule applied 194 times with reduction of 99 identical transitions.
Iterating global reduction 25 with 194 rules applied. Total rules applied 2918 place count 441 transition count 756
Reduce places removed 194 places and 0 transitions.
Drop transitions removed 332 transitions
Reduce isomorphic transitions removed 332 transitions.
Graph (complete) has 662 edges and 247 vertex of which 104 are kept as prefixes of interest. Removing 143 places using SCC suffix rule.1 ms
Discarding 143 places :
Also discarding 56 output transitions
Drop transitions removed 56 transitions
Iterating post reduction 25 with 527 rules applied. Total rules applied 3445 place count 104 transition count 368
Drop transitions removed 93 transitions
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 108 transitions.
Iterating post reduction 26 with 108 rules applied. Total rules applied 3553 place count 104 transition count 260
Discarding 22 places :
Symmetric choice reduction at 27 with 22 rule applications. Total rules 3575 place count 82 transition count 208
Iterating global reduction 27 with 22 rules applied. Total rules applied 3597 place count 82 transition count 208
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 27 with 1 rules applied. Total rules applied 3598 place count 82 transition count 207
Drop transitions removed 22 transitions
Redundant transition composition rules discarded 22 transitions
Iterating global reduction 28 with 22 rules applied. Total rules applied 3620 place count 82 transition count 185
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 28 with 1 rules applied. Total rules applied 3621 place count 81 transition count 184
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 28 with 6 rules applied. Total rules applied 3627 place count 75 transition count 184
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 3629 place count 74 transition count 183
Drop transitions removed 2 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 29 with 3 rules applied. Total rules applied 3632 place count 74 transition count 180
Discarding 1 places :
Symmetric choice reduction at 30 with 1 rule applications. Total rules 3633 place count 73 transition count 179
Iterating global reduction 30 with 1 rules applied. Total rules applied 3634 place count 73 transition count 179
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 30 with 33 rules applied. Total rules applied 3667 place count 51 transition count 168
Drop transitions removed 22 transitions
Ensure Unique test removed 29 transitions
Reduce isomorphic transitions removed 51 transitions.
Iterating post reduction 30 with 51 rules applied. Total rules applied 3718 place count 51 transition count 117
Drop transitions removed 31 transitions
Redundant transition composition rules discarded 31 transitions
Iterating global reduction 31 with 31 rules applied. Total rules applied 3749 place count 51 transition count 86
Reduce places removed 3 places and 0 transitions.
Graph (complete) has 114 edges and 48 vertex of which 40 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.0 ms
Discarding 8 places :
Also discarding 0 output transitions
Iterating post reduction 31 with 4 rules applied. Total rules applied 3753 place count 40 transition count 86
Drop transitions removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 32 with 12 rules applied. Total rules applied 3765 place count 40 transition count 74
Discarding 2 places :
Symmetric choice reduction at 33 with 2 rule applications. Total rules 3767 place count 38 transition count 66
Iterating global reduction 33 with 2 rules applied. Total rules applied 3769 place count 38 transition count 66
Free-agglomeration rule applied 1 times.
Iterating global reduction 33 with 1 rules applied. Total rules applied 3770 place count 38 transition count 65
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 33 with 1 rules applied. Total rules applied 3771 place count 37 transition count 65
Applied a total of 3771 rules in 1052 ms. Remains 37 /1971 variables (removed 1934) and now considering 65/3547 (removed 3482) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1054 ms. Remains : 37/1971 places, 65/3547 transitions.
Finished random walk after 516 steps, including 0 resets, run visited all 6 properties in 9 ms. (steps per millisecond=57 )
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-08 11:49:14] [INFO ] Flatten gal took : 82 ms
[2023-03-08 11:49:14] [INFO ] Flatten gal took : 85 ms
[2023-03-08 11:49:14] [INFO ] Input system was already deterministic with 3547 transitions.
Computed a total of 312 stabilizing places and 312 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Graph (trivial) has 1745 edges and 1971 vertex of which 474 / 1971 are part of one of the 40 SCC in 3 ms
Free SCC test removed 434 places
Ensure Unique test removed 467 transitions
Reduce isomorphic transitions removed 467 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 313 transitions
Trivial Post-agglo rules discarded 313 transitions
Performed 313 trivial Post agglomeration. Transition count delta: 313
Iterating post reduction 0 with 313 rules applied. Total rules applied 314 place count 1536 transition count 2766
Reduce places removed 313 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 29 transitions
Trivial Post-agglo rules discarded 29 transitions
Performed 29 trivial Post agglomeration. Transition count delta: 29
Iterating post reduction 1 with 358 rules applied. Total rules applied 672 place count 1223 transition count 2721
Reduce places removed 29 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 30 rules applied. Total rules applied 702 place count 1194 transition count 2720
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 703 place count 1193 transition count 2720
Performed 155 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 155 Pre rules applied. Total rules applied 703 place count 1193 transition count 2565
Deduced a syphon composed of 155 places in 9 ms
Reduce places removed 155 places and 0 transitions.
Iterating global reduction 4 with 310 rules applied. Total rules applied 1013 place count 1038 transition count 2565
Discarding 75 places :
Symmetric choice reduction at 4 with 75 rule applications. Total rules 1088 place count 963 transition count 2095
Iterating global reduction 4 with 75 rules applied. Total rules applied 1163 place count 963 transition count 2095
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 1167 place count 963 transition count 2091
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 14 Pre rules applied. Total rules applied 1167 place count 963 transition count 2077
Deduced a syphon composed of 14 places in 7 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 5 with 28 rules applied. Total rules applied 1195 place count 949 transition count 2077
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1196 place count 948 transition count 2065
Iterating global reduction 5 with 1 rules applied. Total rules applied 1197 place count 948 transition count 2065
Performed 329 Post agglomeration using F-continuation condition.Transition count delta: 329
Deduced a syphon composed of 329 places in 1 ms
Reduce places removed 329 places and 0 transitions.
Iterating global reduction 5 with 658 rules applied. Total rules applied 1855 place count 619 transition count 1736
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1856 place count 619 transition count 1735
Renaming transitions due to excessive name length > 1024 char.
Discarding 23 places :
Symmetric choice reduction at 6 with 23 rule applications. Total rules 1879 place count 596 transition count 1468
Iterating global reduction 6 with 23 rules applied. Total rules applied 1902 place count 596 transition count 1468
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 6 with 18 rules applied. Total rules applied 1920 place count 596 transition count 1450
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 1922 place count 595 transition count 1449
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 7 with 17 rules applied. Total rules applied 1939 place count 595 transition count 1432
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 7 with 8 rules applied. Total rules applied 1947 place count 595 transition count 1424
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 1955 place count 587 transition count 1424
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 1957 place count 585 transition count 1422
Applied a total of 1957 rules in 293 ms. Remains 585 /1971 variables (removed 1386) and now considering 1422/3547 (removed 2125) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 294 ms. Remains : 585/1971 places, 1422/3547 transitions.
[2023-03-08 11:49:15] [INFO ] Flatten gal took : 33 ms
[2023-03-08 11:49:15] [INFO ] Flatten gal took : 36 ms
[2023-03-08 11:49:15] [INFO ] Input system was already deterministic with 1422 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 1939 transition count 3492
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 1939 transition count 3492
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 66 place count 1939 transition count 3490
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 80 place count 1925 transition count 3465
Iterating global reduction 1 with 14 rules applied. Total rules applied 94 place count 1925 transition count 3465
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 95 place count 1925 transition count 3464
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 99 place count 1921 transition count 3449
Iterating global reduction 2 with 4 rules applied. Total rules applied 103 place count 1921 transition count 3449
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 106 place count 1918 transition count 3446
Iterating global reduction 2 with 3 rules applied. Total rules applied 109 place count 1918 transition count 3446
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 111 place count 1916 transition count 3444
Iterating global reduction 2 with 2 rules applied. Total rules applied 113 place count 1916 transition count 3444
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 115 place count 1914 transition count 3442
Iterating global reduction 2 with 2 rules applied. Total rules applied 117 place count 1914 transition count 3442
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 118 place count 1913 transition count 3441
Iterating global reduction 2 with 1 rules applied. Total rules applied 119 place count 1913 transition count 3441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 120 place count 1912 transition count 3440
Iterating global reduction 2 with 1 rules applied. Total rules applied 121 place count 1912 transition count 3440
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 122 place count 1911 transition count 3439
Iterating global reduction 2 with 1 rules applied. Total rules applied 123 place count 1911 transition count 3439
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 124 place count 1910 transition count 3438
Iterating global reduction 2 with 1 rules applied. Total rules applied 125 place count 1910 transition count 3438
Applied a total of 125 rules in 706 ms. Remains 1910 /1971 variables (removed 61) and now considering 3438/3547 (removed 109) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 707 ms. Remains : 1910/1971 places, 3438/3547 transitions.
[2023-03-08 11:49:15] [INFO ] Flatten gal took : 73 ms
[2023-03-08 11:49:16] [INFO ] Flatten gal took : 73 ms
[2023-03-08 11:49:16] [INFO ] Input system was already deterministic with 3438 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 1941 transition count 3494
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 1941 transition count 3494
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 61 place count 1941 transition count 3493
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 74 place count 1928 transition count 3469
Iterating global reduction 1 with 13 rules applied. Total rules applied 87 place count 1928 transition count 3469
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 88 place count 1928 transition count 3468
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 92 place count 1924 transition count 3453
Iterating global reduction 2 with 4 rules applied. Total rules applied 96 place count 1924 transition count 3453
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 99 place count 1921 transition count 3450
Iterating global reduction 2 with 3 rules applied. Total rules applied 102 place count 1921 transition count 3450
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 104 place count 1919 transition count 3448
Iterating global reduction 2 with 2 rules applied. Total rules applied 106 place count 1919 transition count 3448
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 108 place count 1917 transition count 3446
Iterating global reduction 2 with 2 rules applied. Total rules applied 110 place count 1917 transition count 3446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 111 place count 1916 transition count 3445
Iterating global reduction 2 with 1 rules applied. Total rules applied 112 place count 1916 transition count 3445
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 113 place count 1915 transition count 3444
Iterating global reduction 2 with 1 rules applied. Total rules applied 114 place count 1915 transition count 3444
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 115 place count 1914 transition count 3443
Iterating global reduction 2 with 1 rules applied. Total rules applied 116 place count 1914 transition count 3443
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 117 place count 1913 transition count 3442
Iterating global reduction 2 with 1 rules applied. Total rules applied 118 place count 1913 transition count 3442
Applied a total of 118 rules in 702 ms. Remains 1913 /1971 variables (removed 58) and now considering 3442/3547 (removed 105) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 703 ms. Remains : 1913/1971 places, 3442/3547 transitions.
[2023-03-08 11:49:16] [INFO ] Flatten gal took : 60 ms
[2023-03-08 11:49:17] [INFO ] Flatten gal took : 65 ms
[2023-03-08 11:49:17] [INFO ] Input system was already deterministic with 3442 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 1939 transition count 3492
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 1939 transition count 3492
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 66 place count 1939 transition count 3490
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 80 place count 1925 transition count 3465
Iterating global reduction 1 with 14 rules applied. Total rules applied 94 place count 1925 transition count 3465
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 95 place count 1925 transition count 3464
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 99 place count 1921 transition count 3449
Iterating global reduction 2 with 4 rules applied. Total rules applied 103 place count 1921 transition count 3449
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 106 place count 1918 transition count 3446
Iterating global reduction 2 with 3 rules applied. Total rules applied 109 place count 1918 transition count 3446
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 111 place count 1916 transition count 3444
Iterating global reduction 2 with 2 rules applied. Total rules applied 113 place count 1916 transition count 3444
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 115 place count 1914 transition count 3442
Iterating global reduction 2 with 2 rules applied. Total rules applied 117 place count 1914 transition count 3442
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 118 place count 1913 transition count 3441
Iterating global reduction 2 with 1 rules applied. Total rules applied 119 place count 1913 transition count 3441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 120 place count 1912 transition count 3440
Iterating global reduction 2 with 1 rules applied. Total rules applied 121 place count 1912 transition count 3440
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 122 place count 1911 transition count 3439
Iterating global reduction 2 with 1 rules applied. Total rules applied 123 place count 1911 transition count 3439
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 124 place count 1910 transition count 3438
Iterating global reduction 2 with 1 rules applied. Total rules applied 125 place count 1910 transition count 3438
Applied a total of 125 rules in 706 ms. Remains 1910 /1971 variables (removed 61) and now considering 3438/3547 (removed 109) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 706 ms. Remains : 1910/1971 places, 3438/3547 transitions.
[2023-03-08 11:49:17] [INFO ] Flatten gal took : 57 ms
[2023-03-08 11:49:18] [INFO ] Flatten gal took : 62 ms
[2023-03-08 11:49:18] [INFO ] Input system was already deterministic with 3438 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 1942 transition count 3495
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 1942 transition count 3495
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 60 place count 1942 transition count 3493
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 73 place count 1929 transition count 3469
Iterating global reduction 1 with 13 rules applied. Total rules applied 86 place count 1929 transition count 3469
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 87 place count 1929 transition count 3468
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 91 place count 1925 transition count 3453
Iterating global reduction 2 with 4 rules applied. Total rules applied 95 place count 1925 transition count 3453
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 98 place count 1922 transition count 3450
Iterating global reduction 2 with 3 rules applied. Total rules applied 101 place count 1922 transition count 3450
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 103 place count 1920 transition count 3448
Iterating global reduction 2 with 2 rules applied. Total rules applied 105 place count 1920 transition count 3448
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 107 place count 1918 transition count 3446
Iterating global reduction 2 with 2 rules applied. Total rules applied 109 place count 1918 transition count 3446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 110 place count 1917 transition count 3445
Iterating global reduction 2 with 1 rules applied. Total rules applied 111 place count 1917 transition count 3445
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 112 place count 1916 transition count 3444
Iterating global reduction 2 with 1 rules applied. Total rules applied 113 place count 1916 transition count 3444
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 114 place count 1915 transition count 3443
Iterating global reduction 2 with 1 rules applied. Total rules applied 115 place count 1915 transition count 3443
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 116 place count 1914 transition count 3442
Iterating global reduction 2 with 1 rules applied. Total rules applied 117 place count 1914 transition count 3442
Applied a total of 117 rules in 747 ms. Remains 1914 /1971 variables (removed 57) and now considering 3442/3547 (removed 105) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 748 ms. Remains : 1914/1971 places, 3442/3547 transitions.
[2023-03-08 11:49:19] [INFO ] Flatten gal took : 55 ms
[2023-03-08 11:49:19] [INFO ] Flatten gal took : 60 ms
[2023-03-08 11:49:19] [INFO ] Input system was already deterministic with 3442 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 1942 transition count 3506
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 1942 transition count 3506
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 60 place count 1942 transition count 3504
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 73 place count 1929 transition count 3480
Iterating global reduction 1 with 13 rules applied. Total rules applied 86 place count 1929 transition count 3480
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 87 place count 1929 transition count 3479
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 91 place count 1925 transition count 3464
Iterating global reduction 2 with 4 rules applied. Total rules applied 95 place count 1925 transition count 3464
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 98 place count 1922 transition count 3461
Iterating global reduction 2 with 3 rules applied. Total rules applied 101 place count 1922 transition count 3461
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 103 place count 1920 transition count 3459
Iterating global reduction 2 with 2 rules applied. Total rules applied 105 place count 1920 transition count 3459
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 107 place count 1918 transition count 3457
Iterating global reduction 2 with 2 rules applied. Total rules applied 109 place count 1918 transition count 3457
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 110 place count 1917 transition count 3456
Iterating global reduction 2 with 1 rules applied. Total rules applied 111 place count 1917 transition count 3456
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 112 place count 1916 transition count 3455
Iterating global reduction 2 with 1 rules applied. Total rules applied 113 place count 1916 transition count 3455
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 114 place count 1915 transition count 3454
Iterating global reduction 2 with 1 rules applied. Total rules applied 115 place count 1915 transition count 3454
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 116 place count 1914 transition count 3453
Iterating global reduction 2 with 1 rules applied. Total rules applied 117 place count 1914 transition count 3453
Applied a total of 117 rules in 691 ms. Remains 1914 /1971 variables (removed 57) and now considering 3453/3547 (removed 94) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 691 ms. Remains : 1914/1971 places, 3453/3547 transitions.
[2023-03-08 11:49:19] [INFO ] Flatten gal took : 53 ms
[2023-03-08 11:49:20] [INFO ] Flatten gal took : 56 ms
[2023-03-08 11:49:20] [INFO ] Input system was already deterministic with 3453 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 1943 transition count 3496
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 1943 transition count 3496
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 57 place count 1943 transition count 3495
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 69 place count 1931 transition count 3483
Iterating global reduction 1 with 12 rules applied. Total rules applied 81 place count 1931 transition count 3483
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 82 place count 1931 transition count 3482
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 86 place count 1927 transition count 3467
Iterating global reduction 2 with 4 rules applied. Total rules applied 90 place count 1927 transition count 3467
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 93 place count 1924 transition count 3464
Iterating global reduction 2 with 3 rules applied. Total rules applied 96 place count 1924 transition count 3464
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 98 place count 1922 transition count 3462
Iterating global reduction 2 with 2 rules applied. Total rules applied 100 place count 1922 transition count 3462
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 102 place count 1920 transition count 3460
Iterating global reduction 2 with 2 rules applied. Total rules applied 104 place count 1920 transition count 3460
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 105 place count 1919 transition count 3459
Iterating global reduction 2 with 1 rules applied. Total rules applied 106 place count 1919 transition count 3459
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 107 place count 1918 transition count 3458
Iterating global reduction 2 with 1 rules applied. Total rules applied 108 place count 1918 transition count 3458
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 109 place count 1917 transition count 3457
Iterating global reduction 2 with 1 rules applied. Total rules applied 110 place count 1917 transition count 3457
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 111 place count 1916 transition count 3456
Iterating global reduction 2 with 1 rules applied. Total rules applied 112 place count 1916 transition count 3456
Applied a total of 112 rules in 743 ms. Remains 1916 /1971 variables (removed 55) and now considering 3456/3547 (removed 91) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 746 ms. Remains : 1916/1971 places, 3456/3547 transitions.
[2023-03-08 11:49:20] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:49:21] [INFO ] Flatten gal took : 53 ms
[2023-03-08 11:49:21] [INFO ] Input system was already deterministic with 3456 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 1940 transition count 3493
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 1940 transition count 3493
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 64 place count 1940 transition count 3491
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 78 place count 1926 transition count 3466
Iterating global reduction 1 with 14 rules applied. Total rules applied 92 place count 1926 transition count 3466
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 93 place count 1926 transition count 3465
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 97 place count 1922 transition count 3450
Iterating global reduction 2 with 4 rules applied. Total rules applied 101 place count 1922 transition count 3450
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 104 place count 1919 transition count 3447
Iterating global reduction 2 with 3 rules applied. Total rules applied 107 place count 1919 transition count 3447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 109 place count 1917 transition count 3445
Iterating global reduction 2 with 2 rules applied. Total rules applied 111 place count 1917 transition count 3445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 113 place count 1915 transition count 3443
Iterating global reduction 2 with 2 rules applied. Total rules applied 115 place count 1915 transition count 3443
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 116 place count 1914 transition count 3442
Iterating global reduction 2 with 1 rules applied. Total rules applied 117 place count 1914 transition count 3442
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 118 place count 1913 transition count 3441
Iterating global reduction 2 with 1 rules applied. Total rules applied 119 place count 1913 transition count 3441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 120 place count 1912 transition count 3440
Iterating global reduction 2 with 1 rules applied. Total rules applied 121 place count 1912 transition count 3440
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 122 place count 1911 transition count 3439
Iterating global reduction 2 with 1 rules applied. Total rules applied 123 place count 1911 transition count 3439
Applied a total of 123 rules in 689 ms. Remains 1911 /1971 variables (removed 60) and now considering 3439/3547 (removed 108) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 690 ms. Remains : 1911/1971 places, 3439/3547 transitions.
[2023-03-08 11:49:21] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:49:21] [INFO ] Flatten gal took : 54 ms
[2023-03-08 11:49:22] [INFO ] Input system was already deterministic with 3439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 1940 transition count 3493
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 1940 transition count 3493
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 64 place count 1940 transition count 3491
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 78 place count 1926 transition count 3466
Iterating global reduction 1 with 14 rules applied. Total rules applied 92 place count 1926 transition count 3466
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 93 place count 1926 transition count 3465
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 97 place count 1922 transition count 3450
Iterating global reduction 2 with 4 rules applied. Total rules applied 101 place count 1922 transition count 3450
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 104 place count 1919 transition count 3447
Iterating global reduction 2 with 3 rules applied. Total rules applied 107 place count 1919 transition count 3447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 109 place count 1917 transition count 3445
Iterating global reduction 2 with 2 rules applied. Total rules applied 111 place count 1917 transition count 3445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 113 place count 1915 transition count 3443
Iterating global reduction 2 with 2 rules applied. Total rules applied 115 place count 1915 transition count 3443
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 116 place count 1914 transition count 3442
Iterating global reduction 2 with 1 rules applied. Total rules applied 117 place count 1914 transition count 3442
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 118 place count 1913 transition count 3441
Iterating global reduction 2 with 1 rules applied. Total rules applied 119 place count 1913 transition count 3441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 120 place count 1912 transition count 3440
Iterating global reduction 2 with 1 rules applied. Total rules applied 121 place count 1912 transition count 3440
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 122 place count 1911 transition count 3439
Iterating global reduction 2 with 1 rules applied. Total rules applied 123 place count 1911 transition count 3439
Applied a total of 123 rules in 693 ms. Remains 1911 /1971 variables (removed 60) and now considering 3439/3547 (removed 108) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 693 ms. Remains : 1911/1971 places, 3439/3547 transitions.
[2023-03-08 11:49:22] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:49:22] [INFO ] Flatten gal took : 76 ms
[2023-03-08 11:49:23] [INFO ] Input system was already deterministic with 3439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 1942 transition count 3495
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 1942 transition count 3495
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 60 place count 1942 transition count 3493
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 73 place count 1929 transition count 3469
Iterating global reduction 1 with 13 rules applied. Total rules applied 86 place count 1929 transition count 3469
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 87 place count 1929 transition count 3468
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 90 place count 1926 transition count 3454
Iterating global reduction 2 with 3 rules applied. Total rules applied 93 place count 1926 transition count 3454
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 95 place count 1924 transition count 3452
Iterating global reduction 2 with 2 rules applied. Total rules applied 97 place count 1924 transition count 3452
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 98 place count 1923 transition count 3451
Iterating global reduction 2 with 1 rules applied. Total rules applied 99 place count 1923 transition count 3451
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 100 place count 1922 transition count 3450
Iterating global reduction 2 with 1 rules applied. Total rules applied 101 place count 1922 transition count 3450
Applied a total of 101 rules in 430 ms. Remains 1922 /1971 variables (removed 49) and now considering 3450/3547 (removed 97) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 431 ms. Remains : 1922/1971 places, 3450/3547 transitions.
[2023-03-08 11:49:23] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:49:23] [INFO ] Flatten gal took : 71 ms
[2023-03-08 11:49:23] [INFO ] Input system was already deterministic with 3450 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 1941 transition count 3494
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 1941 transition count 3494
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 62 place count 1941 transition count 3492
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 75 place count 1928 transition count 3468
Iterating global reduction 1 with 13 rules applied. Total rules applied 88 place count 1928 transition count 3468
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 89 place count 1928 transition count 3467
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 92 place count 1925 transition count 3453
Iterating global reduction 2 with 3 rules applied. Total rules applied 95 place count 1925 transition count 3453
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 97 place count 1923 transition count 3451
Iterating global reduction 2 with 2 rules applied. Total rules applied 99 place count 1923 transition count 3451
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 101 place count 1921 transition count 3449
Iterating global reduction 2 with 2 rules applied. Total rules applied 103 place count 1921 transition count 3449
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 105 place count 1919 transition count 3447
Iterating global reduction 2 with 2 rules applied. Total rules applied 107 place count 1919 transition count 3447
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 108 place count 1918 transition count 3446
Iterating global reduction 2 with 1 rules applied. Total rules applied 109 place count 1918 transition count 3446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 110 place count 1917 transition count 3445
Iterating global reduction 2 with 1 rules applied. Total rules applied 111 place count 1917 transition count 3445
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 112 place count 1916 transition count 3444
Iterating global reduction 2 with 1 rules applied. Total rules applied 113 place count 1916 transition count 3444
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 114 place count 1915 transition count 3443
Iterating global reduction 2 with 1 rules applied. Total rules applied 115 place count 1915 transition count 3443
Applied a total of 115 rules in 702 ms. Remains 1915 /1971 variables (removed 56) and now considering 3443/3547 (removed 104) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 702 ms. Remains : 1915/1971 places, 3443/3547 transitions.
[2023-03-08 11:49:24] [INFO ] Flatten gal took : 49 ms
[2023-03-08 11:49:24] [INFO ] Flatten gal took : 52 ms
[2023-03-08 11:49:24] [INFO ] Input system was already deterministic with 3443 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 1940 transition count 3493
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 1940 transition count 3493
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 64 place count 1940 transition count 3491
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 77 place count 1927 transition count 3467
Iterating global reduction 1 with 13 rules applied. Total rules applied 90 place count 1927 transition count 3467
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 91 place count 1927 transition count 3466
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 94 place count 1924 transition count 3452
Iterating global reduction 2 with 3 rules applied. Total rules applied 97 place count 1924 transition count 3452
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 99 place count 1922 transition count 3450
Iterating global reduction 2 with 2 rules applied. Total rules applied 101 place count 1922 transition count 3450
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 102 place count 1921 transition count 3449
Iterating global reduction 2 with 1 rules applied. Total rules applied 103 place count 1921 transition count 3449
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 104 place count 1920 transition count 3448
Iterating global reduction 2 with 1 rules applied. Total rules applied 105 place count 1920 transition count 3448
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 106 place count 1919 transition count 3447
Iterating global reduction 2 with 1 rules applied. Total rules applied 107 place count 1919 transition count 3447
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 108 place count 1918 transition count 3446
Iterating global reduction 2 with 1 rules applied. Total rules applied 109 place count 1918 transition count 3446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 110 place count 1917 transition count 3445
Iterating global reduction 2 with 1 rules applied. Total rules applied 111 place count 1917 transition count 3445
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 112 place count 1916 transition count 3444
Iterating global reduction 2 with 1 rules applied. Total rules applied 113 place count 1916 transition count 3444
Applied a total of 113 rules in 699 ms. Remains 1916 /1971 variables (removed 55) and now considering 3444/3547 (removed 103) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 700 ms. Remains : 1916/1971 places, 3444/3547 transitions.
[2023-03-08 11:49:25] [INFO ] Flatten gal took : 48 ms
[2023-03-08 11:49:25] [INFO ] Flatten gal took : 52 ms
[2023-03-08 11:49:25] [INFO ] Input system was already deterministic with 3444 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 1943 transition count 3496
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 1943 transition count 3496
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 58 place count 1943 transition count 3494
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 69 place count 1932 transition count 3472
Iterating global reduction 1 with 11 rules applied. Total rules applied 80 place count 1932 transition count 3472
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 81 place count 1932 transition count 3471
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 84 place count 1929 transition count 3468
Iterating global reduction 2 with 3 rules applied. Total rules applied 87 place count 1929 transition count 3468
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 90 place count 1926 transition count 3465
Iterating global reduction 2 with 3 rules applied. Total rules applied 93 place count 1926 transition count 3465
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 95 place count 1924 transition count 3463
Iterating global reduction 2 with 2 rules applied. Total rules applied 97 place count 1924 transition count 3463
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 99 place count 1922 transition count 3461
Iterating global reduction 2 with 2 rules applied. Total rules applied 101 place count 1922 transition count 3461
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 102 place count 1921 transition count 3460
Iterating global reduction 2 with 1 rules applied. Total rules applied 103 place count 1921 transition count 3460
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 104 place count 1920 transition count 3459
Iterating global reduction 2 with 1 rules applied. Total rules applied 105 place count 1920 transition count 3459
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 106 place count 1919 transition count 3458
Iterating global reduction 2 with 1 rules applied. Total rules applied 107 place count 1919 transition count 3458
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 108 place count 1918 transition count 3457
Iterating global reduction 2 with 1 rules applied. Total rules applied 109 place count 1918 transition count 3457
Applied a total of 109 rules in 736 ms. Remains 1918 /1971 variables (removed 53) and now considering 3457/3547 (removed 90) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 737 ms. Remains : 1918/1971 places, 3457/3547 transitions.
[2023-03-08 11:49:26] [INFO ] Flatten gal took : 49 ms
[2023-03-08 11:49:26] [INFO ] Flatten gal took : 52 ms
[2023-03-08 11:49:26] [INFO ] Input system was already deterministic with 3457 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 1940 transition count 3493
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 1940 transition count 3493
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 64 place count 1940 transition count 3491
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 78 place count 1926 transition count 3466
Iterating global reduction 1 with 14 rules applied. Total rules applied 92 place count 1926 transition count 3466
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 93 place count 1926 transition count 3465
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 97 place count 1922 transition count 3450
Iterating global reduction 2 with 4 rules applied. Total rules applied 101 place count 1922 transition count 3450
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 104 place count 1919 transition count 3447
Iterating global reduction 2 with 3 rules applied. Total rules applied 107 place count 1919 transition count 3447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 109 place count 1917 transition count 3445
Iterating global reduction 2 with 2 rules applied. Total rules applied 111 place count 1917 transition count 3445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 113 place count 1915 transition count 3443
Iterating global reduction 2 with 2 rules applied. Total rules applied 115 place count 1915 transition count 3443
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 116 place count 1914 transition count 3442
Iterating global reduction 2 with 1 rules applied. Total rules applied 117 place count 1914 transition count 3442
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 118 place count 1913 transition count 3441
Iterating global reduction 2 with 1 rules applied. Total rules applied 119 place count 1913 transition count 3441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 120 place count 1912 transition count 3440
Iterating global reduction 2 with 1 rules applied. Total rules applied 121 place count 1912 transition count 3440
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 122 place count 1911 transition count 3439
Iterating global reduction 2 with 1 rules applied. Total rules applied 123 place count 1911 transition count 3439
Applied a total of 123 rules in 670 ms. Remains 1911 /1971 variables (removed 60) and now considering 3439/3547 (removed 108) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 671 ms. Remains : 1911/1971 places, 3439/3547 transitions.
[2023-03-08 11:49:27] [INFO ] Flatten gal took : 49 ms
[2023-03-08 11:49:27] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:49:27] [INFO ] Input system was already deterministic with 3439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 1941 transition count 3494
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 1941 transition count 3494
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 62 place count 1941 transition count 3492
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 76 place count 1927 transition count 3467
Iterating global reduction 1 with 14 rules applied. Total rules applied 90 place count 1927 transition count 3467
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 91 place count 1927 transition count 3466
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 95 place count 1923 transition count 3451
Iterating global reduction 2 with 4 rules applied. Total rules applied 99 place count 1923 transition count 3451
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 102 place count 1920 transition count 3448
Iterating global reduction 2 with 3 rules applied. Total rules applied 105 place count 1920 transition count 3448
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 107 place count 1918 transition count 3446
Iterating global reduction 2 with 2 rules applied. Total rules applied 109 place count 1918 transition count 3446
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 111 place count 1916 transition count 3444
Iterating global reduction 2 with 2 rules applied. Total rules applied 113 place count 1916 transition count 3444
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 114 place count 1915 transition count 3443
Iterating global reduction 2 with 1 rules applied. Total rules applied 115 place count 1915 transition count 3443
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 116 place count 1914 transition count 3442
Iterating global reduction 2 with 1 rules applied. Total rules applied 117 place count 1914 transition count 3442
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 118 place count 1913 transition count 3441
Iterating global reduction 2 with 1 rules applied. Total rules applied 119 place count 1913 transition count 3441
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 120 place count 1912 transition count 3440
Iterating global reduction 2 with 1 rules applied. Total rules applied 121 place count 1912 transition count 3440
Applied a total of 121 rules in 674 ms. Remains 1912 /1971 variables (removed 59) and now considering 3440/3547 (removed 107) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 675 ms. Remains : 1912/1971 places, 3440/3547 transitions.
[2023-03-08 11:49:28] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:49:28] [INFO ] Flatten gal took : 53 ms
[2023-03-08 11:49:28] [INFO ] Input system was already deterministic with 3440 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1971/1971 places, 3547/3547 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 1941 transition count 3495
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 1941 transition count 3495
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 62 place count 1941 transition count 3493
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 74 place count 1929 transition count 3470
Iterating global reduction 1 with 12 rules applied. Total rules applied 86 place count 1929 transition count 3470
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 90 place count 1925 transition count 3455
Iterating global reduction 1 with 4 rules applied. Total rules applied 94 place count 1925 transition count 3455
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 97 place count 1922 transition count 3452
Iterating global reduction 1 with 3 rules applied. Total rules applied 100 place count 1922 transition count 3452
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 102 place count 1920 transition count 3450
Iterating global reduction 1 with 2 rules applied. Total rules applied 104 place count 1920 transition count 3450
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 106 place count 1918 transition count 3448
Iterating global reduction 1 with 2 rules applied. Total rules applied 108 place count 1918 transition count 3448
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 109 place count 1917 transition count 3447
Iterating global reduction 1 with 1 rules applied. Total rules applied 110 place count 1917 transition count 3447
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 111 place count 1916 transition count 3446
Iterating global reduction 1 with 1 rules applied. Total rules applied 112 place count 1916 transition count 3446
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 113 place count 1915 transition count 3445
Iterating global reduction 1 with 1 rules applied. Total rules applied 114 place count 1915 transition count 3445
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 115 place count 1914 transition count 3444
Iterating global reduction 1 with 1 rules applied. Total rules applied 116 place count 1914 transition count 3444
Applied a total of 116 rules in 678 ms. Remains 1914 /1971 variables (removed 57) and now considering 3444/3547 (removed 103) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 680 ms. Remains : 1914/1971 places, 3444/3547 transitions.
[2023-03-08 11:49:29] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:49:29] [INFO ] Flatten gal took : 53 ms
[2023-03-08 11:49:29] [INFO ] Input system was already deterministic with 3444 transitions.
[2023-03-08 11:49:29] [INFO ] Flatten gal took : 59 ms
[2023-03-08 11:49:29] [INFO ] Flatten gal took : 59 ms
[2023-03-08 11:49:29] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-08 11:49:29] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1971 places, 3547 transitions and 10514 arcs took 13 ms.
Total runtime 32541 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-08b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
FORMULA DLCround-PT-08b-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678276829364
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 59 (type EXCL) for 50 DLCround-PT-08b-CTLFireability-14
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 59 (type EXCL) for DLCround-PT-08b-CTLFireability-14
lola: result : true
lola: markings : 26
lola: fired transitions : 26
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 15 DLCround-PT-08b-CTLFireability-05
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 2/199 1/32 DLCround-PT-08b-CTLFireability-05 55825 m, 11165 m/sec, 378054 t fired, .
Time elapsed: 13 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 7/199 2/32 DLCround-PT-08b-CTLFireability-05 324127 m, 53660 m/sec, 2004230 t fired, .
Time elapsed: 18 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 12/199 5/32 DLCround-PT-08b-CTLFireability-05 640374 m, 63249 m/sec, 3564855 t fired, .
Time elapsed: 23 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 17/199 6/32 DLCround-PT-08b-CTLFireability-05 943742 m, 60673 m/sec, 5094483 t fired, .
Time elapsed: 28 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 22/199 8/32 DLCround-PT-08b-CTLFireability-05 1228608 m, 56973 m/sec, 6554792 t fired, .
Time elapsed: 33 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 27/199 10/32 DLCround-PT-08b-CTLFireability-05 1517622 m, 57802 m/sec, 8069231 t fired, .
Time elapsed: 38 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 32/199 11/32 DLCround-PT-08b-CTLFireability-05 1814270 m, 59329 m/sec, 9589364 t fired, .
Time elapsed: 43 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 37/199 13/32 DLCround-PT-08b-CTLFireability-05 2107269 m, 58599 m/sec, 11107572 t fired, .
Time elapsed: 48 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 42/199 15/32 DLCround-PT-08b-CTLFireability-05 2400546 m, 58655 m/sec, 12616547 t fired, .
Time elapsed: 53 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 47/199 16/32 DLCround-PT-08b-CTLFireability-05 2689968 m, 57884 m/sec, 14120908 t fired, .
Time elapsed: 58 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 52/199 18/32 DLCround-PT-08b-CTLFireability-05 2973763 m, 56759 m/sec, 15629112 t fired, .
Time elapsed: 63 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 57/199 19/32 DLCround-PT-08b-CTLFireability-05 3263685 m, 57984 m/sec, 17126921 t fired, .
Time elapsed: 68 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 62/199 21/32 DLCround-PT-08b-CTLFireability-05 3550997 m, 57462 m/sec, 18609417 t fired, .
Time elapsed: 73 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 67/199 22/32 DLCround-PT-08b-CTLFireability-05 3832960 m, 56392 m/sec, 20106256 t fired, .
Time elapsed: 78 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 72/199 24/32 DLCround-PT-08b-CTLFireability-05 4115963 m, 56600 m/sec, 21606536 t fired, .
Time elapsed: 83 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 77/199 25/32 DLCround-PT-08b-CTLFireability-05 4401116 m, 57030 m/sec, 23085405 t fired, .
Time elapsed: 88 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 82/199 27/32 DLCround-PT-08b-CTLFireability-05 4687662 m, 57309 m/sec, 24579077 t fired, .
Time elapsed: 93 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 87/199 29/32 DLCround-PT-08b-CTLFireability-05 4971185 m, 56704 m/sec, 26071348 t fired, .
Time elapsed: 98 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 92/199 30/32 DLCround-PT-08b-CTLFireability-05 5252432 m, 56249 m/sec, 27555647 t fired, .
Time elapsed: 103 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 97/199 31/32 DLCround-PT-08b-CTLFireability-05 5529816 m, 55476 m/sec, 29023885 t fired, .
Time elapsed: 108 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for DLCround-PT-08b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 DLCround-PT-08b-CTLFireability-15
lola: time limit : 205 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 5/205 9/32 DLCround-PT-08b-CTLFireability-15 429185 m, 85837 m/sec, 492941 t fired, .
Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 10/205 19/32 DLCround-PT-08b-CTLFireability-15 866311 m, 87425 m/sec, 988153 t fired, .
Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 15/205 29/32 DLCround-PT-08b-CTLFireability-15 1312005 m, 89138 m/sec, 1487664 t fired, .
Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for DLCround-PT-08b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 50 DLCround-PT-08b-CTLFireability-14
lola: time limit : 216 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for DLCround-PT-08b-CTLFireability-14
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-08b-CTLFireability-13
lola: time limit : 231 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/231 4/32 DLCround-PT-08b-CTLFireability-13 221158 m, 44231 m/sec, 492551 t fired, .
Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/231 7/32 DLCround-PT-08b-CTLFireability-13 440882 m, 43944 m/sec, 982233 t fired, .
Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/231 10/32 DLCround-PT-08b-CTLFireability-13 661018 m, 44027 m/sec, 1471000 t fired, .
Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/231 13/32 DLCround-PT-08b-CTLFireability-13 879610 m, 43718 m/sec, 1956705 t fired, .
Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/231 16/32 DLCround-PT-08b-CTLFireability-13 1096013 m, 43280 m/sec, 2438009 t fired, .
Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/231 19/32 DLCround-PT-08b-CTLFireability-13 1312253 m, 43248 m/sec, 2919262 t fired, .
Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/231 22/32 DLCround-PT-08b-CTLFireability-13 1528107 m, 43170 m/sec, 3399698 t fired, .
Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/231 25/32 DLCround-PT-08b-CTLFireability-13 1743823 m, 43143 m/sec, 3881670 t fired, .
Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/231 28/32 DLCround-PT-08b-CTLFireability-13 1958788 m, 42993 m/sec, 4361149 t fired, .
Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/231 31/32 DLCround-PT-08b-CTLFireability-13 2175539 m, 43350 m/sec, 4844025 t fired, .
Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for DLCround-PT-08b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-08b-CTLFireability-12
lola: time limit : 243 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/243 4/32 DLCround-PT-08b-CTLFireability-12 145603 m, 29120 m/sec, 456361 t fired, .
Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/243 8/32 DLCround-PT-08b-CTLFireability-12 287491 m, 28377 m/sec, 902565 t fired, .
Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/243 12/32 DLCround-PT-08b-CTLFireability-12 429325 m, 28366 m/sec, 1348603 t fired, .
Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/243 15/32 DLCround-PT-08b-CTLFireability-12 570953 m, 28325 m/sec, 1789464 t fired, .
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/243 17/32 DLCround-PT-08b-CTLFireability-12 711124 m, 28034 m/sec, 2230744 t fired, .
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/243 19/32 DLCround-PT-08b-CTLFireability-12 851070 m, 27989 m/sec, 2670533 t fired, .
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/243 21/32 DLCround-PT-08b-CTLFireability-12 990579 m, 27901 m/sec, 3109784 t fired, .
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/243 24/32 DLCround-PT-08b-CTLFireability-12 1128855 m, 27655 m/sec, 3547945 t fired, .
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/243 25/32 DLCround-PT-08b-CTLFireability-12 1267151 m, 27659 m/sec, 3986205 t fired, .
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/243 28/32 DLCround-PT-08b-CTLFireability-12 1405518 m, 27673 m/sec, 4423421 t fired, .
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/243 30/32 DLCround-PT-08b-CTLFireability-12 1543468 m, 27590 m/sec, 4861138 t fired, .
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/243 32/32 DLCround-PT-08b-CTLFireability-12 1681605 m, 27627 m/sec, 5297442 t fired, .
Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for DLCround-PT-08b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-08b-CTLFireability-11
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for DLCround-PT-08b-CTLFireability-11
lola: result : true
lola: markings : 854
lola: fired transitions : 1708
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 DLCround-PT-08b-CTLFireability-10
lola: time limit : 278 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/278 7/32 DLCround-PT-08b-CTLFireability-10 437512 m, 87502 m/sec, 457079 t fired, .
Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/278 16/32 DLCround-PT-08b-CTLFireability-10 900304 m, 92558 m/sec, 949160 t fired, .
Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/278 27/32 DLCround-PT-08b-CTLFireability-10 1365416 m, 93022 m/sec, 1441758 t fired, .
Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for DLCround-PT-08b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 DLCround-PT-08b-CTLFireability-09
lola: time limit : 302 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/302 7/32 DLCround-PT-08b-CTLFireability-09 443162 m, 88632 m/sec, 457802 t fired, .
Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/302 16/32 DLCround-PT-08b-CTLFireability-09 911159 m, 93599 m/sec, 947855 t fired, .
Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/302 27/32 DLCround-PT-08b-CTLFireability-09 1381929 m, 94154 m/sec, 1439709 t fired, .
Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for DLCround-PT-08b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 DLCround-PT-08b-CTLFireability-08
lola: time limit : 330 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for DLCround-PT-08b-CTLFireability-08
lola: result : false
lola: markings : 44069
lola: fired transitions : 89099
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 DLCround-PT-08b-CTLFireability-07
lola: time limit : 367 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 4/367 5/32 DLCround-PT-08b-CTLFireability-07 284749 m, 56949 m/sec, 348928 t fired, .
Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 9/367 10/32 DLCround-PT-08b-CTLFireability-07 654631 m, 73976 m/sec, 801718 t fired, .
Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 14/367 15/32 DLCround-PT-08b-CTLFireability-07 1023336 m, 73741 m/sec, 1252544 t fired, .
Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 19/367 20/32 DLCround-PT-08b-CTLFireability-07 1389566 m, 73246 m/sec, 1701697 t fired, .
Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 24/367 25/32 DLCround-PT-08b-CTLFireability-07 1755672 m, 73221 m/sec, 2152020 t fired, .
Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 29/367 30/32 DLCround-PT-08b-CTLFireability-07 2121240 m, 73113 m/sec, 2600945 t fired, .
Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for DLCround-PT-08b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 DLCround-PT-08b-CTLFireability-06
lola: time limit : 409 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for DLCround-PT-08b-CTLFireability-06
lola: result : false
lola: markings : 11555
lola: fired transitions : 13455
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 15 DLCround-PT-08b-CTLFireability-05
lola: time limit : 467 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/467 6/32 DLCround-PT-08b-CTLFireability-05 363464 m, 72692 m/sec, 446088 t fired, .
Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/467 11/32 DLCround-PT-08b-CTLFireability-05 731869 m, 73681 m/sec, 896395 t fired, .
Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/467 16/32 DLCround-PT-08b-CTLFireability-05 1097652 m, 73156 m/sec, 1343665 t fired, .
Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/467 21/32 DLCround-PT-08b-CTLFireability-05 1462127 m, 72895 m/sec, 1790171 t fired, .
Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/467 26/32 DLCround-PT-08b-CTLFireability-05 1823079 m, 72190 m/sec, 2235217 t fired, .
Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 1 1 0 3 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/467 31/32 DLCround-PT-08b-CTLFireability-05 2186897 m, 72763 m/sec, 2682159 t fired, .
Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for DLCround-PT-08b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 1 0 0 3 0 2 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 18 (type EXCL) for 15 DLCround-PT-08b-CTLFireability-05
lola: time limit : 539 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 1 0 3 0 2 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/539 6/32 DLCround-PT-08b-CTLFireability-05 374940 m, 74988 m/sec, 460316 t fired, .
Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 1 0 3 0 2 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/539 11/32 DLCround-PT-08b-CTLFireability-05 744193 m, 73850 m/sec, 911484 t fired, .
Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 1 0 3 0 2 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/539 16/32 DLCround-PT-08b-CTLFireability-05 1111158 m, 73393 m/sec, 1360339 t fired, .
Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 1 0 3 0 2 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/539 22/32 DLCround-PT-08b-CTLFireability-05 1476019 m, 72972 m/sec, 1807389 t fired, .
Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 1 0 3 0 2 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/539 26/32 DLCround-PT-08b-CTLFireability-05 1838569 m, 72510 m/sec, 2254184 t fired, .
Time elapsed: 388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 1 0 3 0 2 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/539 31/32 DLCround-PT-08b-CTLFireability-05 2203063 m, 72898 m/sec, 2701608 t fired, .
Time elapsed: 393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for DLCround-PT-08b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-08b-CTLFireability-04
lola: time limit : 640 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/640 6/32 DLCround-PT-08b-CTLFireability-04 375718 m, 75143 m/sec, 461258 t fired, .
Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/640 11/32 DLCround-PT-08b-CTLFireability-04 746116 m, 74079 m/sec, 913791 t fired, .
Time elapsed: 408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/640 16/32 DLCround-PT-08b-CTLFireability-04 1114045 m, 73585 m/sec, 1363840 t fired, .
Time elapsed: 413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/640 22/32 DLCround-PT-08b-CTLFireability-04 1479917 m, 73174 m/sec, 1812045 t fired, .
Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/640 26/32 DLCround-PT-08b-CTLFireability-04 1841526 m, 72321 m/sec, 2257860 t fired, .
Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/640 31/32 DLCround-PT-08b-CTLFireability-04 2206216 m, 72938 m/sec, 2705435 t fired, .
Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for DLCround-PT-08b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-08b-CTLFireability-03
lola: time limit : 791 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/791 2/32 DLCround-PT-08b-CTLFireability-03 111164 m, 22232 m/sec, 468106 t fired, .
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/791 4/32 DLCround-PT-08b-CTLFireability-03 220683 m, 21903 m/sec, 931512 t fired, .
Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/791 5/32 DLCround-PT-08b-CTLFireability-03 331661 m, 22195 m/sec, 1400576 t fired, .
Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/791 7/32 DLCround-PT-08b-CTLFireability-03 442712 m, 22210 m/sec, 1870292 t fired, .
Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/791 8/32 DLCround-PT-08b-CTLFireability-03 554448 m, 22347 m/sec, 2341875 t fired, .
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/791 10/32 DLCround-PT-08b-CTLFireability-03 666818 m, 22474 m/sec, 2815959 t fired, .
Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/791 12/32 DLCround-PT-08b-CTLFireability-03 778922 m, 22420 m/sec, 3289785 t fired, .
Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/791 13/32 DLCround-PT-08b-CTLFireability-03 892496 m, 22714 m/sec, 3769152 t fired, .
Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/791 15/32 DLCround-PT-08b-CTLFireability-03 1005184 m, 22537 m/sec, 4244602 t fired, .
Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/791 16/32 DLCround-PT-08b-CTLFireability-03 1113829 m, 21729 m/sec, 4703874 t fired, .
Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/791 18/32 DLCround-PT-08b-CTLFireability-03 1221158 m, 21465 m/sec, 5157506 t fired, .
Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/791 20/32 DLCround-PT-08b-CTLFireability-03 1333899 m, 22548 m/sec, 5633954 t fired, .
Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/791 21/32 DLCround-PT-08b-CTLFireability-03 1444679 m, 22156 m/sec, 6101630 t fired, .
Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/791 23/32 DLCround-PT-08b-CTLFireability-03 1551404 m, 21345 m/sec, 6552647 t fired, .
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/791 24/32 DLCround-PT-08b-CTLFireability-03 1658013 m, 21321 m/sec, 7003494 t fired, .
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/791 25/32 DLCround-PT-08b-CTLFireability-03 1763910 m, 21179 m/sec, 7452757 t fired, .
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/791 27/32 DLCround-PT-08b-CTLFireability-03 1870371 m, 21292 m/sec, 7903662 t fired, .
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/791 28/32 DLCround-PT-08b-CTLFireability-03 1977092 m, 21344 m/sec, 8354423 t fired, .
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/791 30/32 DLCround-PT-08b-CTLFireability-03 2083327 m, 21247 m/sec, 8802805 t fired, .
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/791 31/32 DLCround-PT-08b-CTLFireability-03 2190842 m, 21503 m/sec, 9258123 t fired, .
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for DLCround-PT-08b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-08b-CTLFireability-02
lola: time limit : 1020 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1020 7/32 DLCround-PT-08b-CTLFireability-02 423386 m, 84677 m/sec, 441625 t fired, .
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1020 15/32 DLCround-PT-08b-CTLFireability-02 865529 m, 88428 m/sec, 911702 t fired, .
Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1020 26/32 DLCround-PT-08b-CTLFireability-02 1310187 m, 88931 m/sec, 1382638 t fired, .
Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-08b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-08b-CTLFireability-01
lola: time limit : 1521 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-08b-CTLFireability-01
lola: result : false
lola: markings : 44207
lola: fired transitions : 44891
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-08b-CTLFireability-00
lola: time limit : 3041 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/3041 2/32 DLCround-PT-08b-CTLFireability-00 337113 m, 67422 m/sec, 1195999 t fired, .
Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/3041 4/32 DLCround-PT-08b-CTLFireability-00 712223 m, 75022 m/sec, 2536843 t fired, .
Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/3041 6/32 DLCround-PT-08b-CTLFireability-00 1092709 m, 76097 m/sec, 3910279 t fired, .
Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/3041 8/32 DLCround-PT-08b-CTLFireability-00 1447426 m, 70943 m/sec, 5267704 t fired, .
Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/3041 10/32 DLCround-PT-08b-CTLFireability-00 1805466 m, 71608 m/sec, 6636724 t fired, .
Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/3041 11/32 DLCround-PT-08b-CTLFireability-00 2148658 m, 68638 m/sec, 7987483 t fired, .
Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/3041 13/32 DLCround-PT-08b-CTLFireability-00 2484162 m, 67100 m/sec, 9316450 t fired, .
Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/3041 14/32 DLCround-PT-08b-CTLFireability-00 2816121 m, 66391 m/sec, 10663058 t fired, .
Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/3041 16/32 DLCround-PT-08b-CTLFireability-00 3153017 m, 67379 m/sec, 12006331 t fired, .
Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 49/3041 18/32 DLCround-PT-08b-CTLFireability-00 3470479 m, 63492 m/sec, 13316053 t fired, .
Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 54/3041 19/32 DLCround-PT-08b-CTLFireability-00 3788152 m, 63534 m/sec, 14597581 t fired, .
Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 59/3041 20/32 DLCround-PT-08b-CTLFireability-00 4105464 m, 63462 m/sec, 15885347 t fired, .
Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 64/3041 22/32 DLCround-PT-08b-CTLFireability-00 4433661 m, 65639 m/sec, 17222082 t fired, .
Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 69/3041 24/32 DLCround-PT-08b-CTLFireability-00 4758685 m, 65004 m/sec, 18554801 t fired, .
Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 74/3041 25/32 DLCround-PT-08b-CTLFireability-00 5074315 m, 63126 m/sec, 19843239 t fired, .
Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 79/3041 26/32 DLCround-PT-08b-CTLFireability-00 5387276 m, 62592 m/sec, 21126138 t fired, .
Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 84/3041 28/32 DLCround-PT-08b-CTLFireability-00 5697319 m, 62008 m/sec, 22414193 t fired, .
Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 89/3041 29/32 DLCround-PT-08b-CTLFireability-00 6007398 m, 62015 m/sec, 23715386 t fired, .
Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 94/3041 31/32 DLCround-PT-08b-CTLFireability-00 6324169 m, 63354 m/sec, 25030051 t fired, .
Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-08b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 3 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-00: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-02: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-03: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-04: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-05: DISJ unknown DISJ
DLCround-PT-08b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-07: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-09: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-10: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-12: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-13: CTL unknown AGGR
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
DLCround-PT-08b-CTLFireability-15: CTL unknown AGGR
Time elapsed: 658 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-08b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-08b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478700706"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-08b.tgz
mv DLCround-PT-08b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;