About the Execution of LoLa+red for DLCround-PT-07b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1019.191 | 32205.00 | 44864.00 | 353.00 | TTTFTTTFTTTTFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478600695.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-07b, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478600695
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 7.4K Feb 25 18:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 25 18:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 18:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 18:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Feb 25 18:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 18:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 18:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 18:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 963K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-00
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-01
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-02
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-03
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-04
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-05
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-06
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-07
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-08
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-09
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-10
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-11
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-12
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-13
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-14
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-15
=== Now, execution of the tool begins
BK_START 1678275209776
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-07b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 11:33:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 11:33:31] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 11:33:31] [INFO ] Load time of PNML (sax parser for PT used): 148 ms
[2023-03-08 11:33:31] [INFO ] Transformed 2703 places.
[2023-03-08 11:33:31] [INFO ] Transformed 4071 transitions.
[2023-03-08 11:33:31] [INFO ] Found NUPN structural information;
[2023-03-08 11:33:31] [INFO ] Parsed PT model containing 2703 places and 4071 transitions and 11073 arcs in 247 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 12 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10000 steps, including 2 resets, run finished after 383 ms. (steps per millisecond=26 ) properties (out of 16) seen :13
FORMULA DLCround-PT-07b-ReachabilityFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-12 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 4071 rows 2703 cols
[2023-03-08 11:33:32] [INFO ] Computed 132 place invariants in 42 ms
[2023-03-08 11:33:33] [INFO ] After 766ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-08 11:33:33] [INFO ] [Nat]Absence check using 132 positive place invariants in 98 ms returned sat
[2023-03-08 11:33:35] [INFO ] After 2051ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-08 11:33:36] [INFO ] Deduced a trap composed of 212 places in 325 ms of which 6 ms to minimize.
[2023-03-08 11:33:36] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 574 ms
[2023-03-08 11:33:37] [INFO ] Deduced a trap composed of 218 places in 305 ms of which 2 ms to minimize.
[2023-03-08 11:33:38] [INFO ] Deduced a trap composed of 168 places in 283 ms of which 1 ms to minimize.
[2023-03-08 11:33:38] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 971 ms
[2023-03-08 11:33:38] [INFO ] After 4629ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 921 ms.
[2023-03-08 11:33:39] [INFO ] After 6326ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 122 ms.
Support contains 146 out of 2703 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2703/2703 places, 4071/4071 transitions.
Graph (trivial) has 2251 edges and 2703 vertex of which 286 / 2703 are part of one of the 26 SCC in 12 ms
Free SCC test removed 260 places
Drop transitions removed 293 transitions
Reduce isomorphic transitions removed 293 transitions.
Drop transitions removed 959 transitions
Trivial Post-agglo rules discarded 959 transitions
Performed 959 trivial Post agglomeration. Transition count delta: 959
Iterating post reduction 0 with 959 rules applied. Total rules applied 960 place count 2443 transition count 2819
Reduce places removed 959 places and 0 transitions.
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Drop transitions removed 22 transitions
Trivial Post-agglo rules discarded 22 transitions
Performed 22 trivial Post agglomeration. Transition count delta: 22
Iterating post reduction 1 with 1005 rules applied. Total rules applied 1965 place count 1484 transition count 2773
Reduce places removed 22 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 26 rules applied. Total rules applied 1991 place count 1462 transition count 2769
Reduce places removed 2 places and 0 transitions.
Performed 50 Post agglomeration using F-continuation condition.Transition count delta: 50
Iterating post reduction 3 with 52 rules applied. Total rules applied 2043 place count 1460 transition count 2719
Reduce places removed 50 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 54 rules applied. Total rules applied 2097 place count 1410 transition count 2715
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 2098 place count 1409 transition count 2715
Performed 56 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 56 Pre rules applied. Total rules applied 2098 place count 1409 transition count 2659
Deduced a syphon composed of 56 places in 9 ms
Reduce places removed 56 places and 0 transitions.
Iterating global reduction 6 with 112 rules applied. Total rules applied 2210 place count 1353 transition count 2659
Discarding 308 places :
Symmetric choice reduction at 6 with 308 rule applications. Total rules 2518 place count 1045 transition count 2351
Iterating global reduction 6 with 308 rules applied. Total rules applied 2826 place count 1045 transition count 2351
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 6 with 12 rules applied. Total rules applied 2838 place count 1045 transition count 2339
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 6 rules applied. Total rules applied 2844 place count 1041 transition count 2337
Performed 106 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 106 Pre rules applied. Total rules applied 2844 place count 1041 transition count 2231
Deduced a syphon composed of 106 places in 9 ms
Reduce places removed 106 places and 0 transitions.
Iterating global reduction 8 with 212 rules applied. Total rules applied 3056 place count 935 transition count 2231
Discarding 25 places :
Symmetric choice reduction at 8 with 25 rule applications. Total rules 3081 place count 910 transition count 1982
Iterating global reduction 8 with 25 rules applied. Total rules applied 3106 place count 910 transition count 1982
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 8 with 5 rules applied. Total rules applied 3111 place count 910 transition count 1977
Performed 221 Post agglomeration using F-continuation condition with reduction of 4 identical transitions.
Deduced a syphon composed of 221 places in 1 ms
Reduce places removed 221 places and 0 transitions.
Iterating global reduction 9 with 442 rules applied. Total rules applied 3553 place count 689 transition count 1752
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 3555 place count 689 transition count 1750
Discarding 6 places :
Symmetric choice reduction at 10 with 6 rule applications. Total rules 3561 place count 683 transition count 1684
Iterating global reduction 10 with 6 rules applied. Total rules applied 3567 place count 683 transition count 1684
Performed 61 Post agglomeration using F-continuation condition.Transition count delta: -554
Deduced a syphon composed of 61 places in 1 ms
Reduce places removed 61 places and 0 transitions.
Iterating global reduction 10 with 122 rules applied. Total rules applied 3689 place count 622 transition count 2238
Drop transitions removed 54 transitions
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 59 transitions.
Iterating post reduction 10 with 59 rules applied. Total rules applied 3748 place count 622 transition count 2179
Discarding 8 places :
Symmetric choice reduction at 11 with 8 rule applications. Total rules 3756 place count 614 transition count 2012
Iterating global reduction 11 with 8 rules applied. Total rules applied 3764 place count 614 transition count 2012
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 11 with 3 rules applied. Total rules applied 3767 place count 614 transition count 2009
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 12 with 4 rules applied. Total rules applied 3771 place count 612 transition count 2023
Drop transitions removed 72 transitions
Redundant transition composition rules discarded 72 transitions
Iterating global reduction 12 with 72 rules applied. Total rules applied 3843 place count 612 transition count 1951
Discarding 4 places :
Symmetric choice reduction at 12 with 4 rule applications. Total rules 3847 place count 608 transition count 1896
Iterating global reduction 12 with 4 rules applied. Total rules applied 3851 place count 608 transition count 1896
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 12 with 4 rules applied. Total rules applied 3855 place count 608 transition count 1892
Free-agglomeration rule applied 177 times with reduction of 47 identical transitions.
Iterating global reduction 13 with 177 rules applied. Total rules applied 4032 place count 608 transition count 1668
Reduce places removed 177 places and 0 transitions.
Drop transitions removed 161 transitions
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 167 transitions.
Iterating post reduction 13 with 344 rules applied. Total rules applied 4376 place count 431 transition count 1501
Drop transitions removed 111 transitions
Redundant transition composition rules discarded 111 transitions
Iterating global reduction 14 with 111 rules applied. Total rules applied 4487 place count 431 transition count 1390
Free-agglomeration rule applied 1 times.
Iterating global reduction 14 with 1 rules applied. Total rules applied 4488 place count 431 transition count 1389
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 14 with 6 rules applied. Total rules applied 4494 place count 430 transition count 1384
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 15 with 6 rules applied. Total rules applied 4500 place count 430 transition count 1378
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 15 with 1 rules applied. Total rules applied 4501 place count 430 transition count 1377
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 15 with 1 rules applied. Total rules applied 4502 place count 429 transition count 1377
Partial Free-agglomeration rule applied 15 times.
Drop transitions removed 15 transitions
Iterating global reduction 16 with 15 rules applied. Total rules applied 4517 place count 429 transition count 1377
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 16 with 2 rules applied. Total rules applied 4519 place count 429 transition count 1375
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 16 with 1 rules applied. Total rules applied 4520 place count 429 transition count 1375
Applied a total of 4520 rules in 755 ms. Remains 429 /2703 variables (removed 2274) and now considering 1375/4071 (removed 2696) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 756 ms. Remains : 429/2703 places, 1375/4071 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 87 ms. (steps per millisecond=114 ) properties (out of 3) seen :2
FORMULA DLCround-PT-07b-ReachabilityFireability-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Finished Best-First random walk after 6671 steps, including 1 resets, run visited all 1 properties in 25 ms. (steps per millisecond=266 )
FORMULA DLCround-PT-07b-ReachabilityFireability-09 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
All properties solved without resorting to model-checking.
Total runtime 9256 ms.
starting LoLA
BK_INPUT DLCround-PT-07b
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityFireability
FORMULA DLCround-PT-07b-ReachabilityFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-ReachabilityFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678275241981
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type EXCL) for 6 DLCround-PT-07b-ReachabilityFireability-02
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 6 DLCround-PT-07b-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 6 DLCround-PT-07b-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 6 DLCround-PT-07b-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 52 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-02
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-02 (obsolete)
lola: CANCELED task # 49 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-02 (obsolete)
lola: CANCELED task # 51 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-02 (obsolete)
lola: FINISHED task # 48 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-02
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-49.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type EXCL) for 9 DLCround-PT-07b-ReachabilityFireability-03
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 12 DLCround-PT-07b-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 12 DLCround-PT-07b-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 12 DLCround-PT-07b-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-62.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 64 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-04
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 61 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-04 (obsolete)
lola: CANCELED task # 62 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-04 (obsolete)
lola: LAUNCH task # 67 (type FNDP) for 3 DLCround-PT-07b-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 3 DLCround-PT-07b-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SRCH) for 3 DLCround-PT-07b-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 61 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-04
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 49 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-02
lola: result : true
lola: FINISHED task # 59 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-03
lola: result : true
lola: markings : 1598
lola: fired transitions : 2697
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 71 (type EXCL) for 3 DLCround-PT-07b-ReachabilityFireability-01
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 67 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 70 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-01
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 68 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-01 (obsolete)
lola: CANCELED task # 71 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-01 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 93 (type EXCL) for 39 DLCround-PT-07b-ReachabilityFireability-13
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 73 (type FNDP) for 39 DLCround-PT-07b-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type EQUN) for 39 DLCround-PT-07b-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type SRCH) for 39 DLCround-PT-07b-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 62 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 93 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 74 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 92 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-13 (obsolete)
lola: LAUNCH task # 96 (type EXCL) for 33 DLCround-PT-07b-ReachabilityFireability-11
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type FNDP) for 15 DLCround-PT-07b-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type FNDP) for 30 DLCround-PT-07b-ReachabilityFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type FNDP) for 24 DLCround-PT-07b-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-68.sara.
lola: FINISHED task # 92 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-74.sara.
lola: FINISHED task # 68 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-01
lola: result : true
lola: FINISHED task # 74 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-13
lola: result : true
lola: FINISHED task # 73 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 82 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 98 (type FNDP) for 45 DLCround-PT-07b-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 76 (type FNDP) for 42 DLCround-PT-07b-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-05
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 103 (type EQUN) for 45 DLCround-PT-07b-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 98 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-15
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 103 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-15 (obsolete)
lola: LAUNCH task # 83 (type EQUN) for 42 DLCround-PT-07b-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SRCH) for 42 DLCround-PT-07b-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 83 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-14 (obsolete)
lola: CANCELED task # 99 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-14 (obsolete)
lola: LAUNCH task # 78 (type FNDP) for 33 DLCround-PT-07b-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 33 DLCround-PT-07b-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type SRCH) for 33 DLCround-PT-07b-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 95 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 78 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-11 (obsolete)
lola: CANCELED task # 79 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-11 (obsolete)
lola: CANCELED task # 96 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-11 (obsolete)
lola: FINISHED task # 78 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 120 (type EXCL) for 0 DLCround-PT-07b-ReachabilityFireability-00
lola: time limit : 716 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 116 (type FNDP) for 0 DLCround-PT-07b-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type EQUN) for 0 DLCround-PT-07b-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SRCH) for 0 DLCround-PT-07b-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-103.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-83.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 119 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-00
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 120 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-00
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 116 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-00
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 117 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-00 (obsolete)
lola: FINISHED task # 103 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-15
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-79.sara.
lola: FINISHED task # 83 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-14
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 127 (type EXCL) for 21 DLCround-PT-07b-ReachabilityFireability-07
lola: time limit : 895 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 123 (type FNDP) for 21 DLCround-PT-07b-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 124 (type EQUN) for 21 DLCround-PT-07b-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type SRCH) for 21 DLCround-PT-07b-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-117.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 127 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-07
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 123 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-07 (obsolete)
lola: CANCELED task # 124 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-07 (obsolete)
lola: CANCELED task # 126 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 117 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-00
lola: result : true
lola: FINISHED task # 123 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-07
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-124.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 133 (type EXCL) for 18 DLCround-PT-07b-ReachabilityFireability-06
lola: time limit : 1790 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 129 (type FNDP) for 18 DLCround-PT-07b-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type EQUN) for 18 DLCround-PT-07b-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type SRCH) for 18 DLCround-PT-07b-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 129 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-06
lola: result : true
lola: fired transitions : 60
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 130 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-06 (obsolete)
lola: CANCELED task # 132 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-06 (obsolete)
lola: CANCELED task # 133 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-06 (obsolete)
lola: LAUNCH task # 140 (type EXCL) for 36 DLCround-PT-07b-ReachabilityFireability-12
lola: time limit : 1790 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 142 (type FNDP) for 27 DLCround-PT-07b-ReachabilityFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 143 (type EQUN) for 27 DLCround-PT-07b-ReachabilityFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 145 (type SRCH) for 27 DLCround-PT-07b-ReachabilityFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 79 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-11
lola: result : true
lola: FINISHED task # 140 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-12
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 146 (type EXCL) for 27 DLCround-PT-07b-ReachabilityFireability-09
lola: time limit : 3580 sec
lola: memory limit: 32 pages
lola: FINISHED task # 145 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-09
lola: result : true
lola: markings : 18
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 142 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-09 (obsolete)
lola: CANCELED task # 143 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-09 (obsolete)
lola: CANCELED task # 146 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-09 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-ReachabilityFireability-00: EF true findpath
DLCround-PT-07b-ReachabilityFireability-01: EF true findpath
DLCround-PT-07b-ReachabilityFireability-02: EF true tandem / relaxed
DLCround-PT-07b-ReachabilityFireability-03: AG false tandem / relaxed
DLCround-PT-07b-ReachabilityFireability-04: EF true tandem / insertion
DLCround-PT-07b-ReachabilityFireability-05: EF true findpath
DLCround-PT-07b-ReachabilityFireability-06: EF true findpath
DLCround-PT-07b-ReachabilityFireability-07: AG false tandem / relaxed
DLCround-PT-07b-ReachabilityFireability-08: EF true findpath
DLCround-PT-07b-ReachabilityFireability-09: EF true tandem / insertion
DLCround-PT-07b-ReachabilityFireability-10: EF true findpath
DLCround-PT-07b-ReachabilityFireability-11: EF true tandem / insertion
DLCround-PT-07b-ReachabilityFireability-12: AG false tandem / relaxed
DLCround-PT-07b-ReachabilityFireability-13: EF true tandem / relaxed
DLCround-PT-07b-ReachabilityFireability-14: AG false findpath
DLCround-PT-07b-ReachabilityFireability-15: EF true findpath
Time elapsed: 20 secs. Pages in use: 4
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-07b"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-07b, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478600695"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-07b.tgz
mv DLCround-PT-07b execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;