Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478600689.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-07b, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478600689
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 7.4K Feb 25 18:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 25 18:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 18:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 18:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Feb 25 18:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 18:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 18:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 18:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 963K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07b-CTLCardinality-00
FORMULA_NAME DLCround-PT-07b-CTLCardinality-01
FORMULA_NAME DLCround-PT-07b-CTLCardinality-02
FORMULA_NAME DLCround-PT-07b-CTLCardinality-03
FORMULA_NAME DLCround-PT-07b-CTLCardinality-04
FORMULA_NAME DLCround-PT-07b-CTLCardinality-05
FORMULA_NAME DLCround-PT-07b-CTLCardinality-06
FORMULA_NAME DLCround-PT-07b-CTLCardinality-07
FORMULA_NAME DLCround-PT-07b-CTLCardinality-08
FORMULA_NAME DLCround-PT-07b-CTLCardinality-09
FORMULA_NAME DLCround-PT-07b-CTLCardinality-10
FORMULA_NAME DLCround-PT-07b-CTLCardinality-11
FORMULA_NAME DLCround-PT-07b-CTLCardinality-12
FORMULA_NAME DLCround-PT-07b-CTLCardinality-13
FORMULA_NAME DLCround-PT-07b-CTLCardinality-14
FORMULA_NAME DLCround-PT-07b-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678273867960

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-07b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 11:11:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 11:11:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 11:11:09] [INFO ] Load time of PNML (sax parser for PT used): 172 ms
[2023-03-08 11:11:09] [INFO ] Transformed 2703 places.
[2023-03-08 11:11:09] [INFO ] Transformed 4071 transitions.
[2023-03-08 11:11:09] [INFO ] Found NUPN structural information;
[2023-03-08 11:11:09] [INFO ] Parsed PT model containing 2703 places and 4071 transitions and 11073 arcs in 295 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 13 ms.
Support contains 104 out of 2703 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2703/2703 places, 4071/4071 transitions.
Discarding 445 places :
Symmetric choice reduction at 0 with 445 rule applications. Total rules 445 place count 2258 transition count 3626
Iterating global reduction 0 with 445 rules applied. Total rules applied 890 place count 2258 transition count 3626
Discarding 335 places :
Symmetric choice reduction at 0 with 335 rule applications. Total rules 1225 place count 1923 transition count 3291
Iterating global reduction 0 with 335 rules applied. Total rules applied 1560 place count 1923 transition count 3291
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 1567 place count 1923 transition count 3284
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 1609 place count 1881 transition count 3191
Iterating global reduction 1 with 42 rules applied. Total rules applied 1651 place count 1881 transition count 3191
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 1675 place count 1857 transition count 3167
Iterating global reduction 1 with 24 rules applied. Total rules applied 1699 place count 1857 transition count 3167
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 1700 place count 1857 transition count 3166
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 1714 place count 1843 transition count 3152
Iterating global reduction 2 with 14 rules applied. Total rules applied 1728 place count 1843 transition count 3152
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 1741 place count 1830 transition count 3139
Iterating global reduction 2 with 13 rules applied. Total rules applied 1754 place count 1830 transition count 3139
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 1766 place count 1818 transition count 3127
Iterating global reduction 2 with 12 rules applied. Total rules applied 1778 place count 1818 transition count 3127
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 1784 place count 1812 transition count 3121
Iterating global reduction 2 with 6 rules applied. Total rules applied 1790 place count 1812 transition count 3121
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 1793 place count 1809 transition count 3118
Iterating global reduction 2 with 3 rules applied. Total rules applied 1796 place count 1809 transition count 3118
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 1799 place count 1806 transition count 3115
Iterating global reduction 2 with 3 rules applied. Total rules applied 1802 place count 1806 transition count 3115
Applied a total of 1802 rules in 1350 ms. Remains 1806 /2703 variables (removed 897) and now considering 3115/4071 (removed 956) transitions.
// Phase 1: matrix 3115 rows 1806 cols
[2023-03-08 11:11:11] [INFO ] Computed 132 place invariants in 30 ms
[2023-03-08 11:11:11] [INFO ] Implicit Places using invariants in 773 ms returned []
[2023-03-08 11:11:11] [INFO ] Invariant cache hit.
[2023-03-08 11:11:13] [INFO ] Implicit Places using invariants and state equation in 1511 ms returned []
Implicit Place search using SMT with State Equation took 2319 ms to find 0 implicit places.
[2023-03-08 11:11:13] [INFO ] Invariant cache hit.
[2023-03-08 11:11:14] [INFO ] Dead Transitions using invariants and state equation in 1439 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1806/2703 places, 3115/4071 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5111 ms. Remains : 1806/2703 places, 3115/4071 transitions.
Support contains 104 out of 1806 places after structural reductions.
[2023-03-08 11:11:15] [INFO ] Flatten gal took : 192 ms
[2023-03-08 11:11:15] [INFO ] Flatten gal took : 110 ms
[2023-03-08 11:11:15] [INFO ] Input system was already deterministic with 3115 transitions.
Support contains 97 out of 1806 places (down from 104) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 512 ms. (steps per millisecond=19 ) properties (out of 57) seen :46
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 11) seen :0
Running SMT prover for 11 properties.
[2023-03-08 11:11:16] [INFO ] Invariant cache hit.
[2023-03-08 11:11:17] [INFO ] After 535ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-08 11:11:17] [INFO ] [Nat]Absence check using 132 positive place invariants in 86 ms returned sat
[2023-03-08 11:11:19] [INFO ] After 1740ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-08 11:11:21] [INFO ] After 3319ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 807 ms.
[2023-03-08 11:11:22] [INFO ] After 5043ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Fused 11 Parikh solutions to 10 different solutions.
Parikh walk visited 8 properties in 341 ms.
Support contains 16 out of 1806 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Graph (trivial) has 1611 edges and 1806 vertex of which 431 / 1806 are part of one of the 36 SCC in 7 ms
Free SCC test removed 395 places
Drop transitions removed 449 transitions
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 462 transitions.
Drop transitions removed 322 transitions
Trivial Post-agglo rules discarded 322 transitions
Performed 322 trivial Post agglomeration. Transition count delta: 322
Iterating post reduction 0 with 322 rules applied. Total rules applied 323 place count 1411 transition count 2331
Reduce places removed 322 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 27 transitions
Trivial Post-agglo rules discarded 27 transitions
Performed 27 trivial Post agglomeration. Transition count delta: 27
Iterating post reduction 1 with 365 rules applied. Total rules applied 688 place count 1089 transition count 2288
Reduce places removed 27 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 29 rules applied. Total rules applied 717 place count 1062 transition count 2286
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 3 rules applied. Total rules applied 720 place count 1061 transition count 2284
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 722 place count 1059 transition count 2284
Performed 127 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 127 Pre rules applied. Total rules applied 722 place count 1059 transition count 2157
Deduced a syphon composed of 127 places in 5 ms
Reduce places removed 127 places and 0 transitions.
Iterating global reduction 5 with 254 rules applied. Total rules applied 976 place count 932 transition count 2157
Discarding 79 places :
Symmetric choice reduction at 5 with 79 rule applications. Total rules 1055 place count 853 transition count 1817
Iterating global reduction 5 with 79 rules applied. Total rules applied 1134 place count 853 transition count 1817
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 1137 place count 853 transition count 1814
Performed 26 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 26 Pre rules applied. Total rules applied 1137 place count 853 transition count 1788
Deduced a syphon composed of 26 places in 6 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 6 with 52 rules applied. Total rules applied 1189 place count 827 transition count 1788
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 1191 place count 825 transition count 1766
Iterating global reduction 6 with 2 rules applied. Total rules applied 1193 place count 825 transition count 1766
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 1194 place count 825 transition count 1765
Performed 301 Post agglomeration using F-continuation condition with reduction of 5 identical transitions.
Deduced a syphon composed of 301 places in 1 ms
Reduce places removed 301 places and 0 transitions.
Iterating global reduction 7 with 602 rules applied. Total rules applied 1796 place count 524 transition count 1459
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 1803 place count 524 transition count 1452
Renaming transitions due to excessive name length > 1024 char.
Discarding 24 places :
Symmetric choice reduction at 8 with 24 rule applications. Total rules 1827 place count 500 transition count 1200
Iterating global reduction 8 with 24 rules applied. Total rules applied 1851 place count 500 transition count 1200
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 8 with 19 rules applied. Total rules applied 1870 place count 500 transition count 1181
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 1872 place count 499 transition count 1180
Performed 37 Post agglomeration using F-continuation condition.Transition count delta: -316
Deduced a syphon composed of 37 places in 1 ms
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 9 with 74 rules applied. Total rules applied 1946 place count 462 transition count 1496
Drop transitions removed 7 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 9 with 9 rules applied. Total rules applied 1955 place count 462 transition count 1487
Discarding 17 places :
Symmetric choice reduction at 10 with 17 rule applications. Total rules 1972 place count 445 transition count 1124
Iterating global reduction 10 with 17 rules applied. Total rules applied 1989 place count 445 transition count 1124
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 10 with 15 rules applied. Total rules applied 2004 place count 445 transition count 1109
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -6
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 2006 place count 444 transition count 1115
Drop transitions removed 116 transitions
Redundant transition composition rules discarded 116 transitions
Iterating global reduction 11 with 116 rules applied. Total rules applied 2122 place count 444 transition count 999
Discarding 8 places :
Symmetric choice reduction at 11 with 8 rule applications. Total rules 2130 place count 436 transition count 911
Iterating global reduction 11 with 8 rules applied. Total rules applied 2138 place count 436 transition count 911
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 11 with 8 rules applied. Total rules applied 2146 place count 436 transition count 903
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -30
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 12 with 8 rules applied. Total rules applied 2154 place count 432 transition count 933
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 12 with 6 rules applied. Total rules applied 2160 place count 432 transition count 927
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 13 with 18 rules applied. Total rules applied 2178 place count 432 transition count 909
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 13 with 8 rules applied. Total rules applied 2186 place count 428 transition count 937
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 13 with 6 rules applied. Total rules applied 2192 place count 428 transition count 931
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 14 with 20 rules applied. Total rules applied 2212 place count 428 transition count 911
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -30
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 14 with 8 rules applied. Total rules applied 2220 place count 424 transition count 941
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 14 with 7 rules applied. Total rules applied 2227 place count 424 transition count 934
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 15 with 18 rules applied. Total rules applied 2245 place count 424 transition count 916
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 15 with 8 rules applied. Total rules applied 2253 place count 420 transition count 945
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 15 with 7 rules applied. Total rules applied 2260 place count 420 transition count 938
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 16 with 20 rules applied. Total rules applied 2280 place count 420 transition count 918
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 16 with 8 rules applied. Total rules applied 2288 place count 416 transition count 946
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 16 with 7 rules applied. Total rules applied 2295 place count 416 transition count 939
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 17 with 18 rules applied. Total rules applied 2313 place count 416 transition count 921
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 17 with 8 rules applied. Total rules applied 2321 place count 412 transition count 949
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 17 with 7 rules applied. Total rules applied 2328 place count 412 transition count 942
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 18 with 20 rules applied. Total rules applied 2348 place count 412 transition count 922
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 18 with 8 rules applied. Total rules applied 2356 place count 408 transition count 950
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 18 with 7 rules applied. Total rules applied 2363 place count 408 transition count 943
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 19 with 18 rules applied. Total rules applied 2381 place count 408 transition count 925
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -31
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 19 with 8 rules applied. Total rules applied 2389 place count 404 transition count 956
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 19 with 7 rules applied. Total rules applied 2396 place count 404 transition count 949
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 20 with 20 rules applied. Total rules applied 2416 place count 404 transition count 929
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -34
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 20 with 8 rules applied. Total rules applied 2424 place count 400 transition count 963
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 20 with 7 rules applied. Total rules applied 2431 place count 400 transition count 956
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 21 with 17 rules applied. Total rules applied 2448 place count 400 transition count 939
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 21 with 6 rules applied. Total rules applied 2454 place count 397 transition count 967
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 21 with 5 rules applied. Total rules applied 2459 place count 397 transition count 962
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 22 with 18 rules applied. Total rules applied 2477 place count 397 transition count 944
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 22 with 6 rules applied. Total rules applied 2483 place count 394 transition count 973
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 22 with 7 rules applied. Total rules applied 2490 place count 394 transition count 966
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 23 with 16 rules applied. Total rules applied 2506 place count 394 transition count 950
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 23 with 6 rules applied. Total rules applied 2512 place count 391 transition count 978
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 23 with 7 rules applied. Total rules applied 2519 place count 391 transition count 971
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 24 with 18 rules applied. Total rules applied 2537 place count 391 transition count 953
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 24 with 6 rules applied. Total rules applied 2543 place count 388 transition count 977
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 24 with 5 rules applied. Total rules applied 2548 place count 388 transition count 972
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 25 with 16 rules applied. Total rules applied 2564 place count 388 transition count 956
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 25 with 6 rules applied. Total rules applied 2570 place count 385 transition count 980
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 25 with 6 rules applied. Total rules applied 2576 place count 385 transition count 974
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 26 with 17 rules applied. Total rules applied 2593 place count 385 transition count 957
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -22
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 26 with 6 rules applied. Total rules applied 2599 place count 382 transition count 979
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 26 with 4 rules applied. Total rules applied 2603 place count 382 transition count 975
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 27 with 18 rules applied. Total rules applied 2621 place count 382 transition count 957
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 27 with 6 rules applied. Total rules applied 2627 place count 379 transition count 981
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 27 with 5 rules applied. Total rules applied 2632 place count 379 transition count 976
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 28 with 16 rules applied. Total rules applied 2648 place count 379 transition count 960
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -22
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 28 with 6 rules applied. Total rules applied 2654 place count 376 transition count 982
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 28 with 4 rules applied. Total rules applied 2658 place count 376 transition count 978
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 29 with 18 rules applied. Total rules applied 2676 place count 376 transition count 960
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 29 with 6 rules applied. Total rules applied 2682 place count 373 transition count 980
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 29 with 3 rules applied. Total rules applied 2685 place count 373 transition count 977
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 30 with 17 rules applied. Total rules applied 2702 place count 373 transition count 960
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 30 with 6 rules applied. Total rules applied 2708 place count 370 transition count 981
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 30 with 3 rules applied. Total rules applied 2711 place count 370 transition count 978
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 31 with 17 rules applied. Total rules applied 2728 place count 370 transition count 961
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 31 with 6 rules applied. Total rules applied 2734 place count 367 transition count 981
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 31 with 3 rules applied. Total rules applied 2737 place count 367 transition count 978
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 32 with 17 rules applied. Total rules applied 2754 place count 367 transition count 961
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 32 with 6 rules applied. Total rules applied 2760 place count 364 transition count 982
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 32 with 3 rules applied. Total rules applied 2763 place count 364 transition count 979
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 33 with 17 rules applied. Total rules applied 2780 place count 364 transition count 962
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 33 with 6 rules applied. Total rules applied 2786 place count 361 transition count 980
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 33 with 3 rules applied. Total rules applied 2789 place count 361 transition count 977
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 34 with 17 rules applied. Total rules applied 2806 place count 361 transition count 960
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -17
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 34 with 6 rules applied. Total rules applied 2812 place count 358 transition count 977
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 34 with 2 rules applied. Total rules applied 2814 place count 358 transition count 975
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 35 with 14 rules applied. Total rules applied 2828 place count 358 transition count 961
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 35 with 4 rules applied. Total rules applied 2832 place count 356 transition count 975
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 35 with 2 rules applied. Total rules applied 2834 place count 356 transition count 973
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 36 with 14 rules applied. Total rules applied 2848 place count 356 transition count 959
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 36 with 4 rules applied. Total rules applied 2852 place count 354 transition count 973
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 36 with 2 rules applied. Total rules applied 2854 place count 354 transition count 971
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 37 with 14 rules applied. Total rules applied 2868 place count 354 transition count 957
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -15
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 37 with 4 rules applied. Total rules applied 2872 place count 352 transition count 972
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 37 with 2 rules applied. Total rules applied 2874 place count 352 transition count 970
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 38 with 14 rules applied. Total rules applied 2888 place count 352 transition count 956
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 38 with 4 rules applied. Total rules applied 2892 place count 350 transition count 970
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 38 with 2 rules applied. Total rules applied 2894 place count 350 transition count 968
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 39 with 14 rules applied. Total rules applied 2908 place count 350 transition count 954
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 39 with 4 rules applied. Total rules applied 2912 place count 348 transition count 974
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 39 with 2 rules applied. Total rules applied 2914 place count 348 transition count 972
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 40 with 14 rules applied. Total rules applied 2928 place count 348 transition count 958
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 40 with 4 rules applied. Total rules applied 2932 place count 346 transition count 978
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 40 with 2 rules applied. Total rules applied 2934 place count 346 transition count 976
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 41 with 14 rules applied. Total rules applied 2948 place count 346 transition count 962
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 41 with 4 rules applied. Total rules applied 2952 place count 344 transition count 983
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 41 with 2 rules applied. Total rules applied 2954 place count 344 transition count 981
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 42 with 14 rules applied. Total rules applied 2968 place count 344 transition count 967
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 42 with 4 rules applied. Total rules applied 2972 place count 342 transition count 986
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 42 with 3 rules applied. Total rules applied 2975 place count 342 transition count 983
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 43 with 14 rules applied. Total rules applied 2989 place count 342 transition count 969
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 43 with 4 rules applied. Total rules applied 2993 place count 340 transition count 987
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 43 with 4 rules applied. Total rules applied 2997 place count 340 transition count 983
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 44 with 14 rules applied. Total rules applied 3011 place count 340 transition count 969
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 44 with 4 rules applied. Total rules applied 3015 place count 338 transition count 987
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 44 with 4 rules applied. Total rules applied 3019 place count 338 transition count 983
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 45 with 14 rules applied. Total rules applied 3033 place count 338 transition count 969
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 45 with 4 rules applied. Total rules applied 3037 place count 336 transition count 987
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 45 with 4 rules applied. Total rules applied 3041 place count 336 transition count 983
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 46 with 14 rules applied. Total rules applied 3055 place count 336 transition count 969
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 46 with 4 rules applied. Total rules applied 3059 place count 334 transition count 983
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 46 with 2 rules applied. Total rules applied 3061 place count 334 transition count 981
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 47 with 14 rules applied. Total rules applied 3075 place count 334 transition count 967
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 47 with 4 rules applied. Total rules applied 3079 place count 332 transition count 981
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 47 with 2 rules applied. Total rules applied 3081 place count 332 transition count 979
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 48 with 14 rules applied. Total rules applied 3095 place count 332 transition count 965
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -15
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 48 with 4 rules applied. Total rules applied 3099 place count 330 transition count 980
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 48 with 2 rules applied. Total rules applied 3101 place count 330 transition count 978
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 49 with 14 rules applied. Total rules applied 3115 place count 330 transition count 964
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 49 with 4 rules applied. Total rules applied 3119 place count 328 transition count 978
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 49 with 2 rules applied. Total rules applied 3121 place count 328 transition count 976
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 50 with 14 rules applied. Total rules applied 3135 place count 328 transition count 962
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 50 with 4 rules applied. Total rules applied 3139 place count 326 transition count 976
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 50 with 2 rules applied. Total rules applied 3141 place count 326 transition count 974
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 51 with 14 rules applied. Total rules applied 3155 place count 326 transition count 960
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 51 with 4 rules applied. Total rules applied 3159 place count 324 transition count 974
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 51 with 2 rules applied. Total rules applied 3161 place count 324 transition count 972
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 52 with 14 rules applied. Total rules applied 3175 place count 324 transition count 958
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -15
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 52 with 4 rules applied. Total rules applied 3179 place count 322 transition count 973
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 52 with 2 rules applied. Total rules applied 3181 place count 322 transition count 971
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 53 with 14 rules applied. Total rules applied 3195 place count 322 transition count 957
Free-agglomeration rule applied 37 times with reduction of 1 identical transitions.
Iterating global reduction 53 with 37 rules applied. Total rules applied 3232 place count 322 transition count 919
Reduce places removed 37 places and 0 transitions.
Drop transitions removed 249 transitions
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 263 transitions.
Graph (complete) has 907 edges and 285 vertex of which 241 are kept as prefixes of interest. Removing 44 places using SCC suffix rule.1 ms
Discarding 44 places :
Also discarding 0 output transitions
Iterating post reduction 53 with 301 rules applied. Total rules applied 3533 place count 241 transition count 656
Drop transitions removed 44 transitions
Reduce isomorphic transitions removed 44 transitions.
Iterating post reduction 54 with 44 rules applied. Total rules applied 3577 place count 241 transition count 612
Drop transitions removed 92 transitions
Redundant transition composition rules discarded 92 transitions
Iterating global reduction 55 with 92 rules applied. Total rules applied 3669 place count 241 transition count 520
Graph (complete) has 774 edges and 241 vertex of which 233 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.0 ms
Discarding 8 places :
Also discarding 0 output transitions
Iterating post reduction 55 with 1 rules applied. Total rules applied 3670 place count 233 transition count 520
Drop transitions removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 56 with 8 rules applied. Total rules applied 3678 place count 233 transition count 512
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 57 with 2 rules applied. Total rules applied 3680 place count 233 transition count 512
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 57 with 2 rules applied. Total rules applied 3682 place count 233 transition count 510
Applied a total of 3682 rules in 1861 ms. Remains 233 /1806 variables (removed 1573) and now considering 510/3115 (removed 2605) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1861 ms. Remains : 233/1806 places, 510/3115 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 77 ms. (steps per millisecond=129 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 11:11:24] [INFO ] Flow matrix only has 333 transitions (discarded 177 similar events)
// Phase 1: matrix 333 rows 233 cols
[2023-03-08 11:11:24] [INFO ] Computed 106 place invariants in 7 ms
[2023-03-08 11:11:24] [INFO ] After 54ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 11:11:24] [INFO ] [Nat]Absence check using 106 positive place invariants in 13 ms returned sat
[2023-03-08 11:11:24] [INFO ] After 87ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 11:11:24] [INFO ] State equation strengthened by 185 read => feed constraints.
[2023-03-08 11:11:24] [INFO ] After 27ms SMT Verify possible using 185 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 11:11:24] [INFO ] After 52ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 18 ms.
[2023-03-08 11:11:24] [INFO ] After 233ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 7 out of 233 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 233/233 places, 510/510 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 233 transition count 507
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 230 transition count 507
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 6 place count 230 transition count 505
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 10 place count 228 transition count 505
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 12 place count 226 transition count 503
Iterating global reduction 2 with 2 rules applied. Total rules applied 14 place count 226 transition count 503
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 30 place count 226 transition count 487
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 38 place count 222 transition count 483
Drop transitions removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 3 with 8 rules applied. Total rules applied 46 place count 222 transition count 475
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -3
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 48 place count 221 transition count 478
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 51 place count 221 transition count 475
Drop transitions removed 43 transitions
Redundant transition composition rules discarded 43 transitions
Iterating global reduction 5 with 43 rules applied. Total rules applied 94 place count 221 transition count 432
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 96 place count 219 transition count 401
Iterating global reduction 5 with 2 rules applied. Total rules applied 98 place count 219 transition count 401
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 100 place count 219 transition count 399
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 102 place count 218 transition count 412
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 6 with 7 rules applied. Total rules applied 109 place count 218 transition count 405
Free-agglomeration rule applied 3 times.
Iterating global reduction 7 with 3 rules applied. Total rules applied 112 place count 218 transition count 402
Reduce places removed 3 places and 0 transitions.
Drop transitions removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Graph (complete) has 654 edges and 215 vertex of which 187 are kept as prefixes of interest. Removing 28 places using SCC suffix rule.0 ms
Discarding 28 places :
Also discarding 0 output transitions
Iterating post reduction 7 with 27 rules applied. Total rules applied 139 place count 187 transition count 379
Drop transitions removed 35 transitions
Reduce isomorphic transitions removed 35 transitions.
Iterating post reduction 8 with 35 rules applied. Total rules applied 174 place count 187 transition count 344
Applied a total of 174 rules in 49 ms. Remains 187 /233 variables (removed 46) and now considering 344/510 (removed 166) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 51 ms. Remains : 187/233 places, 344/510 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 1) seen :0
Finished Best-First random walk after 2090 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=418 )
[2023-03-08 11:11:24] [INFO ] Flatten gal took : 72 ms
[2023-03-08 11:11:25] [INFO ] Flatten gal took : 71 ms
[2023-03-08 11:11:25] [INFO ] Input system was already deterministic with 3115 transitions.
Computed a total of 282 stabilizing places and 282 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 1743 transition count 3050
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 1743 transition count 3050
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 161 place count 1708 transition count 3004
Iterating global reduction 0 with 35 rules applied. Total rules applied 196 place count 1708 transition count 3004
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 199 place count 1708 transition count 3001
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 213 place count 1694 transition count 2967
Iterating global reduction 1 with 14 rules applied. Total rules applied 227 place count 1694 transition count 2967
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 228 place count 1694 transition count 2966
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 236 place count 1686 transition count 2958
Iterating global reduction 2 with 8 rules applied. Total rules applied 244 place count 1686 transition count 2958
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 250 place count 1680 transition count 2952
Iterating global reduction 2 with 6 rules applied. Total rules applied 256 place count 1680 transition count 2952
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 260 place count 1676 transition count 2948
Iterating global reduction 2 with 4 rules applied. Total rules applied 264 place count 1676 transition count 2948
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 268 place count 1672 transition count 2944
Iterating global reduction 2 with 4 rules applied. Total rules applied 272 place count 1672 transition count 2944
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 275 place count 1669 transition count 2941
Iterating global reduction 2 with 3 rules applied. Total rules applied 278 place count 1669 transition count 2941
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 280 place count 1667 transition count 2939
Iterating global reduction 2 with 2 rules applied. Total rules applied 282 place count 1667 transition count 2939
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 284 place count 1665 transition count 2937
Iterating global reduction 2 with 2 rules applied. Total rules applied 286 place count 1665 transition count 2937
Applied a total of 286 rules in 626 ms. Remains 1665 /1806 variables (removed 141) and now considering 2937/3115 (removed 178) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 627 ms. Remains : 1665/1806 places, 2937/3115 transitions.
[2023-03-08 11:11:25] [INFO ] Flatten gal took : 62 ms
[2023-03-08 11:11:26] [INFO ] Flatten gal took : 74 ms
[2023-03-08 11:11:26] [INFO ] Input system was already deterministic with 2937 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 61 place count 1745 transition count 3052
Iterating global reduction 0 with 61 rules applied. Total rules applied 122 place count 1745 transition count 3052
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 156 place count 1711 transition count 3007
Iterating global reduction 0 with 34 rules applied. Total rules applied 190 place count 1711 transition count 3007
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 193 place count 1711 transition count 3004
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 206 place count 1698 transition count 2971
Iterating global reduction 1 with 13 rules applied. Total rules applied 219 place count 1698 transition count 2971
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 220 place count 1698 transition count 2970
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 227 place count 1691 transition count 2963
Iterating global reduction 2 with 7 rules applied. Total rules applied 234 place count 1691 transition count 2963
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 239 place count 1686 transition count 2958
Iterating global reduction 2 with 5 rules applied. Total rules applied 244 place count 1686 transition count 2958
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 248 place count 1682 transition count 2954
Iterating global reduction 2 with 4 rules applied. Total rules applied 252 place count 1682 transition count 2954
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 256 place count 1678 transition count 2950
Iterating global reduction 2 with 4 rules applied. Total rules applied 260 place count 1678 transition count 2950
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 262 place count 1676 transition count 2948
Iterating global reduction 2 with 2 rules applied. Total rules applied 264 place count 1676 transition count 2948
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 266 place count 1674 transition count 2946
Iterating global reduction 2 with 2 rules applied. Total rules applied 268 place count 1674 transition count 2946
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 270 place count 1672 transition count 2944
Iterating global reduction 2 with 2 rules applied. Total rules applied 272 place count 1672 transition count 2944
Applied a total of 272 rules in 588 ms. Remains 1672 /1806 variables (removed 134) and now considering 2944/3115 (removed 171) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 590 ms. Remains : 1672/1806 places, 2944/3115 transitions.
[2023-03-08 11:11:26] [INFO ] Flatten gal took : 63 ms
[2023-03-08 11:11:26] [INFO ] Flatten gal took : 56 ms
[2023-03-08 11:11:27] [INFO ] Input system was already deterministic with 2944 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Graph (trivial) has 1639 edges and 1806 vertex of which 451 / 1806 are part of one of the 36 SCC in 1 ms
Free SCC test removed 415 places
Ensure Unique test removed 449 transitions
Reduce isomorphic transitions removed 449 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 330 transitions
Trivial Post-agglo rules discarded 330 transitions
Performed 330 trivial Post agglomeration. Transition count delta: 330
Iterating post reduction 0 with 330 rules applied. Total rules applied 331 place count 1390 transition count 2335
Reduce places removed 330 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 27 transitions
Trivial Post-agglo rules discarded 27 transitions
Performed 27 trivial Post agglomeration. Transition count delta: 27
Iterating post reduction 1 with 373 rules applied. Total rules applied 704 place count 1060 transition count 2292
Reduce places removed 27 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 29 rules applied. Total rules applied 733 place count 1033 transition count 2290
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 734 place count 1032 transition count 2290
Performed 123 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 123 Pre rules applied. Total rules applied 734 place count 1032 transition count 2167
Deduced a syphon composed of 123 places in 5 ms
Reduce places removed 123 places and 0 transitions.
Iterating global reduction 4 with 246 rules applied. Total rules applied 980 place count 909 transition count 2167
Discarding 89 places :
Symmetric choice reduction at 4 with 89 rule applications. Total rules 1069 place count 820 transition count 1797
Iterating global reduction 4 with 89 rules applied. Total rules applied 1158 place count 820 transition count 1797
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1161 place count 820 transition count 1794
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 27 Pre rules applied. Total rules applied 1161 place count 820 transition count 1767
Deduced a syphon composed of 27 places in 4 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 5 with 54 rules applied. Total rules applied 1215 place count 793 transition count 1767
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 1219 place count 789 transition count 1726
Iterating global reduction 5 with 4 rules applied. Total rules applied 1223 place count 789 transition count 1726
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 1225 place count 789 transition count 1724
Performed 267 Post agglomeration using F-continuation condition.Transition count delta: 267
Deduced a syphon composed of 267 places in 0 ms
Reduce places removed 267 places and 0 transitions.
Iterating global reduction 6 with 534 rules applied. Total rules applied 1759 place count 522 transition count 1457
Discarding 26 places :
Symmetric choice reduction at 6 with 26 rule applications. Total rules 1785 place count 496 transition count 1183
Iterating global reduction 6 with 26 rules applied. Total rules applied 1811 place count 496 transition count 1183
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 6 with 19 rules applied. Total rules applied 1830 place count 496 transition count 1164
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 7 with 16 rules applied. Total rules applied 1846 place count 496 transition count 1148
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 7 with 8 rules applied. Total rules applied 1854 place count 496 transition count 1140
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 1862 place count 488 transition count 1140
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 1864 place count 486 transition count 1138
Applied a total of 1864 rules in 220 ms. Remains 486 /1806 variables (removed 1320) and now considering 1138/3115 (removed 1977) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 221 ms. Remains : 486/1806 places, 1138/3115 transitions.
[2023-03-08 11:11:27] [INFO ] Flatten gal took : 25 ms
[2023-03-08 11:11:27] [INFO ] Flatten gal took : 27 ms
[2023-03-08 11:11:27] [INFO ] Input system was already deterministic with 1138 transitions.
Finished random walk after 31 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=15 )
FORMULA DLCround-PT-07b-CTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 1742 transition count 3049
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 1742 transition count 3049
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 164 place count 1706 transition count 3002
Iterating global reduction 0 with 36 rules applied. Total rules applied 200 place count 1706 transition count 3002
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 203 place count 1706 transition count 2999
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 217 place count 1692 transition count 2965
Iterating global reduction 1 with 14 rules applied. Total rules applied 231 place count 1692 transition count 2965
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 232 place count 1692 transition count 2964
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 240 place count 1684 transition count 2956
Iterating global reduction 2 with 8 rules applied. Total rules applied 248 place count 1684 transition count 2956
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 254 place count 1678 transition count 2950
Iterating global reduction 2 with 6 rules applied. Total rules applied 260 place count 1678 transition count 2950
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 264 place count 1674 transition count 2946
Iterating global reduction 2 with 4 rules applied. Total rules applied 268 place count 1674 transition count 2946
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 272 place count 1670 transition count 2942
Iterating global reduction 2 with 4 rules applied. Total rules applied 276 place count 1670 transition count 2942
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 279 place count 1667 transition count 2939
Iterating global reduction 2 with 3 rules applied. Total rules applied 282 place count 1667 transition count 2939
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 284 place count 1665 transition count 2937
Iterating global reduction 2 with 2 rules applied. Total rules applied 286 place count 1665 transition count 2937
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 288 place count 1663 transition count 2935
Iterating global reduction 2 with 2 rules applied. Total rules applied 290 place count 1663 transition count 2935
Applied a total of 290 rules in 596 ms. Remains 1663 /1806 variables (removed 143) and now considering 2935/3115 (removed 180) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 597 ms. Remains : 1663/1806 places, 2935/3115 transitions.
[2023-03-08 11:11:28] [INFO ] Flatten gal took : 54 ms
[2023-03-08 11:11:28] [INFO ] Flatten gal took : 58 ms
[2023-03-08 11:11:28] [INFO ] Input system was already deterministic with 2935 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 58 places :
Symmetric choice reduction at 0 with 58 rule applications. Total rules 58 place count 1748 transition count 3056
Iterating global reduction 0 with 58 rules applied. Total rules applied 116 place count 1748 transition count 3056
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 149 place count 1715 transition count 3012
Iterating global reduction 0 with 33 rules applied. Total rules applied 182 place count 1715 transition count 3012
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 184 place count 1715 transition count 3010
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 197 place count 1702 transition count 2977
Iterating global reduction 1 with 13 rules applied. Total rules applied 210 place count 1702 transition count 2977
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 211 place count 1702 transition count 2976
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 219 place count 1694 transition count 2968
Iterating global reduction 2 with 8 rules applied. Total rules applied 227 place count 1694 transition count 2968
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 233 place count 1688 transition count 2962
Iterating global reduction 2 with 6 rules applied. Total rules applied 239 place count 1688 transition count 2962
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 243 place count 1684 transition count 2958
Iterating global reduction 2 with 4 rules applied. Total rules applied 247 place count 1684 transition count 2958
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 251 place count 1680 transition count 2954
Iterating global reduction 2 with 4 rules applied. Total rules applied 255 place count 1680 transition count 2954
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 258 place count 1677 transition count 2951
Iterating global reduction 2 with 3 rules applied. Total rules applied 261 place count 1677 transition count 2951
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 263 place count 1675 transition count 2949
Iterating global reduction 2 with 2 rules applied. Total rules applied 265 place count 1675 transition count 2949
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 267 place count 1673 transition count 2947
Iterating global reduction 2 with 2 rules applied. Total rules applied 269 place count 1673 transition count 2947
Applied a total of 269 rules in 617 ms. Remains 1673 /1806 variables (removed 133) and now considering 2947/3115 (removed 168) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 618 ms. Remains : 1673/1806 places, 2947/3115 transitions.
[2023-03-08 11:11:28] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:11:29] [INFO ] Flatten gal took : 56 ms
[2023-03-08 11:11:29] [INFO ] Input system was already deterministic with 2947 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Graph (trivial) has 1633 edges and 1806 vertex of which 447 / 1806 are part of one of the 36 SCC in 2 ms
Free SCC test removed 411 places
Ensure Unique test removed 444 transitions
Reduce isomorphic transitions removed 444 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 328 transitions
Trivial Post-agglo rules discarded 328 transitions
Performed 328 trivial Post agglomeration. Transition count delta: 328
Iterating post reduction 0 with 328 rules applied. Total rules applied 329 place count 1394 transition count 2342
Reduce places removed 328 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 27 transitions
Trivial Post-agglo rules discarded 27 transitions
Performed 27 trivial Post agglomeration. Transition count delta: 27
Iterating post reduction 1 with 371 rules applied. Total rules applied 700 place count 1066 transition count 2299
Reduce places removed 27 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 29 rules applied. Total rules applied 729 place count 1039 transition count 2297
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 731 place count 1038 transition count 2296
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 732 place count 1037 transition count 2296
Performed 123 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 123 Pre rules applied. Total rules applied 732 place count 1037 transition count 2173
Deduced a syphon composed of 123 places in 6 ms
Reduce places removed 123 places and 0 transitions.
Iterating global reduction 5 with 246 rules applied. Total rules applied 978 place count 914 transition count 2173
Discarding 88 places :
Symmetric choice reduction at 5 with 88 rule applications. Total rules 1066 place count 826 transition count 1814
Iterating global reduction 5 with 88 rules applied. Total rules applied 1154 place count 826 transition count 1814
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 1157 place count 826 transition count 1811
Performed 26 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 26 Pre rules applied. Total rules applied 1157 place count 826 transition count 1785
Deduced a syphon composed of 26 places in 5 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 6 with 52 rules applied. Total rules applied 1209 place count 800 transition count 1785
Discarding 5 places :
Symmetric choice reduction at 6 with 5 rule applications. Total rules 1214 place count 795 transition count 1733
Iterating global reduction 6 with 5 rules applied. Total rules applied 1219 place count 795 transition count 1733
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 1221 place count 795 transition count 1731
Performed 268 Post agglomeration using F-continuation condition.Transition count delta: 268
Deduced a syphon composed of 268 places in 0 ms
Reduce places removed 268 places and 0 transitions.
Iterating global reduction 7 with 536 rules applied. Total rules applied 1757 place count 527 transition count 1463
Renaming transitions due to excessive name length > 1024 char.
Discarding 25 places :
Symmetric choice reduction at 7 with 25 rule applications. Total rules 1782 place count 502 transition count 1200
Iterating global reduction 7 with 25 rules applied. Total rules applied 1807 place count 502 transition count 1200
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 7 with 17 rules applied. Total rules applied 1824 place count 502 transition count 1183
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 8 with 17 rules applied. Total rules applied 1841 place count 502 transition count 1166
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 8 with 8 rules applied. Total rules applied 1849 place count 502 transition count 1158
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 9 with 8 rules applied. Total rules applied 1857 place count 494 transition count 1158
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1859 place count 492 transition count 1156
Applied a total of 1859 rules in 193 ms. Remains 492 /1806 variables (removed 1314) and now considering 1156/3115 (removed 1959) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 193 ms. Remains : 492/1806 places, 1156/3115 transitions.
[2023-03-08 11:11:29] [INFO ] Flatten gal took : 29 ms
[2023-03-08 11:11:29] [INFO ] Flatten gal took : 30 ms
[2023-03-08 11:11:29] [INFO ] Input system was already deterministic with 1156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 1742 transition count 3049
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 1742 transition count 3049
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 164 place count 1706 transition count 3002
Iterating global reduction 0 with 36 rules applied. Total rules applied 200 place count 1706 transition count 3002
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 203 place count 1706 transition count 2999
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 217 place count 1692 transition count 2965
Iterating global reduction 1 with 14 rules applied. Total rules applied 231 place count 1692 transition count 2965
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 232 place count 1692 transition count 2964
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 240 place count 1684 transition count 2956
Iterating global reduction 2 with 8 rules applied. Total rules applied 248 place count 1684 transition count 2956
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 254 place count 1678 transition count 2950
Iterating global reduction 2 with 6 rules applied. Total rules applied 260 place count 1678 transition count 2950
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 264 place count 1674 transition count 2946
Iterating global reduction 2 with 4 rules applied. Total rules applied 268 place count 1674 transition count 2946
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 272 place count 1670 transition count 2942
Iterating global reduction 2 with 4 rules applied. Total rules applied 276 place count 1670 transition count 2942
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 279 place count 1667 transition count 2939
Iterating global reduction 2 with 3 rules applied. Total rules applied 282 place count 1667 transition count 2939
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 284 place count 1665 transition count 2937
Iterating global reduction 2 with 2 rules applied. Total rules applied 286 place count 1665 transition count 2937
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 288 place count 1663 transition count 2935
Iterating global reduction 2 with 2 rules applied. Total rules applied 290 place count 1663 transition count 2935
Applied a total of 290 rules in 622 ms. Remains 1663 /1806 variables (removed 143) and now considering 2935/3115 (removed 180) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 622 ms. Remains : 1663/1806 places, 2935/3115 transitions.
[2023-03-08 11:11:30] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:11:30] [INFO ] Flatten gal took : 53 ms
[2023-03-08 11:11:30] [INFO ] Input system was already deterministic with 2935 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 57 places :
Symmetric choice reduction at 0 with 57 rule applications. Total rules 57 place count 1749 transition count 3056
Iterating global reduction 0 with 57 rules applied. Total rules applied 114 place count 1749 transition count 3056
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 145 place count 1718 transition count 3014
Iterating global reduction 0 with 31 rules applied. Total rules applied 176 place count 1718 transition count 3014
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 179 place count 1718 transition count 3011
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 190 place count 1707 transition count 2980
Iterating global reduction 1 with 11 rules applied. Total rules applied 201 place count 1707 transition count 2980
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 202 place count 1707 transition count 2979
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 207 place count 1702 transition count 2974
Iterating global reduction 2 with 5 rules applied. Total rules applied 212 place count 1702 transition count 2974
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 216 place count 1698 transition count 2970
Iterating global reduction 2 with 4 rules applied. Total rules applied 220 place count 1698 transition count 2970
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 222 place count 1696 transition count 2968
Iterating global reduction 2 with 2 rules applied. Total rules applied 224 place count 1696 transition count 2968
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 226 place count 1694 transition count 2966
Iterating global reduction 2 with 2 rules applied. Total rules applied 228 place count 1694 transition count 2966
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 230 place count 1692 transition count 2964
Iterating global reduction 2 with 2 rules applied. Total rules applied 232 place count 1692 transition count 2964
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 233 place count 1691 transition count 2963
Iterating global reduction 2 with 1 rules applied. Total rules applied 234 place count 1691 transition count 2963
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 235 place count 1690 transition count 2962
Iterating global reduction 2 with 1 rules applied. Total rules applied 236 place count 1690 transition count 2962
Applied a total of 236 rules in 596 ms. Remains 1690 /1806 variables (removed 116) and now considering 2962/3115 (removed 153) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 598 ms. Remains : 1690/1806 places, 2962/3115 transitions.
[2023-03-08 11:11:31] [INFO ] Flatten gal took : 46 ms
[2023-03-08 11:11:31] [INFO ] Flatten gal took : 75 ms
[2023-03-08 11:11:31] [INFO ] Input system was already deterministic with 2962 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 59 places :
Symmetric choice reduction at 0 with 59 rule applications. Total rules 59 place count 1747 transition count 3054
Iterating global reduction 0 with 59 rules applied. Total rules applied 118 place count 1747 transition count 3054
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 153 place count 1712 transition count 3008
Iterating global reduction 0 with 35 rules applied. Total rules applied 188 place count 1712 transition count 3008
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 191 place count 1712 transition count 3005
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 204 place count 1699 transition count 2972
Iterating global reduction 1 with 13 rules applied. Total rules applied 217 place count 1699 transition count 2972
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 218 place count 1699 transition count 2971
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 225 place count 1692 transition count 2964
Iterating global reduction 2 with 7 rules applied. Total rules applied 232 place count 1692 transition count 2964
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 237 place count 1687 transition count 2959
Iterating global reduction 2 with 5 rules applied. Total rules applied 242 place count 1687 transition count 2959
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 246 place count 1683 transition count 2955
Iterating global reduction 2 with 4 rules applied. Total rules applied 250 place count 1683 transition count 2955
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 254 place count 1679 transition count 2951
Iterating global reduction 2 with 4 rules applied. Total rules applied 258 place count 1679 transition count 2951
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 261 place count 1676 transition count 2948
Iterating global reduction 2 with 3 rules applied. Total rules applied 264 place count 1676 transition count 2948
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 266 place count 1674 transition count 2946
Iterating global reduction 2 with 2 rules applied. Total rules applied 268 place count 1674 transition count 2946
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 270 place count 1672 transition count 2944
Iterating global reduction 2 with 2 rules applied. Total rules applied 272 place count 1672 transition count 2944
Applied a total of 272 rules in 624 ms. Remains 1672 /1806 variables (removed 134) and now considering 2944/3115 (removed 171) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 624 ms. Remains : 1672/1806 places, 2944/3115 transitions.
[2023-03-08 11:11:31] [INFO ] Flatten gal took : 47 ms
[2023-03-08 11:11:31] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:11:32] [INFO ] Input system was already deterministic with 2944 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Graph (trivial) has 1623 edges and 1806 vertex of which 445 / 1806 are part of one of the 35 SCC in 0 ms
Free SCC test removed 410 places
Ensure Unique test removed 444 transitions
Reduce isomorphic transitions removed 444 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 320 transitions
Trivial Post-agglo rules discarded 320 transitions
Performed 320 trivial Post agglomeration. Transition count delta: 320
Iterating post reduction 0 with 320 rules applied. Total rules applied 321 place count 1395 transition count 2350
Reduce places removed 320 places and 0 transitions.
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Drop transitions removed 26 transitions
Trivial Post-agglo rules discarded 26 transitions
Performed 26 trivial Post agglomeration. Transition count delta: 26
Iterating post reduction 1 with 361 rules applied. Total rules applied 682 place count 1075 transition count 2309
Reduce places removed 26 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 28 rules applied. Total rules applied 710 place count 1049 transition count 2307
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 712 place count 1048 transition count 2306
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 713 place count 1047 transition count 2306
Performed 127 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 127 Pre rules applied. Total rules applied 713 place count 1047 transition count 2179
Deduced a syphon composed of 127 places in 7 ms
Reduce places removed 127 places and 0 transitions.
Iterating global reduction 5 with 254 rules applied. Total rules applied 967 place count 920 transition count 2179
Discarding 84 places :
Symmetric choice reduction at 5 with 84 rule applications. Total rules 1051 place count 836 transition count 1834
Iterating global reduction 5 with 84 rules applied. Total rules applied 1135 place count 836 transition count 1834
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 1138 place count 836 transition count 1831
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 27 Pre rules applied. Total rules applied 1138 place count 836 transition count 1804
Deduced a syphon composed of 27 places in 5 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 6 with 54 rules applied. Total rules applied 1192 place count 809 transition count 1804
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 1195 place count 806 transition count 1771
Iterating global reduction 6 with 3 rules applied. Total rules applied 1198 place count 806 transition count 1771
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 1199 place count 806 transition count 1770
Performed 270 Post agglomeration using F-continuation condition.Transition count delta: 270
Deduced a syphon composed of 270 places in 1 ms
Reduce places removed 270 places and 0 transitions.
Iterating global reduction 7 with 540 rules applied. Total rules applied 1739 place count 536 transition count 1500
Renaming transitions due to excessive name length > 1024 char.
Discarding 27 places :
Symmetric choice reduction at 7 with 27 rule applications. Total rules 1766 place count 509 transition count 1215
Iterating global reduction 7 with 27 rules applied. Total rules applied 1793 place count 509 transition count 1215
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 7 with 18 rules applied. Total rules applied 1811 place count 509 transition count 1197
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 8 with 15 rules applied. Total rules applied 1826 place count 509 transition count 1182
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 8 with 8 rules applied. Total rules applied 1834 place count 509 transition count 1174
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 9 with 8 rules applied. Total rules applied 1842 place count 501 transition count 1174
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1844 place count 499 transition count 1172
Applied a total of 1844 rules in 218 ms. Remains 499 /1806 variables (removed 1307) and now considering 1172/3115 (removed 1943) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 218 ms. Remains : 499/1806 places, 1172/3115 transitions.
[2023-03-08 11:11:32] [INFO ] Flatten gal took : 21 ms
[2023-03-08 11:11:32] [INFO ] Flatten gal took : 23 ms
[2023-03-08 11:11:32] [INFO ] Input system was already deterministic with 1172 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Graph (trivial) has 1638 edges and 1806 vertex of which 451 / 1806 are part of one of the 36 SCC in 1 ms
Free SCC test removed 415 places
Ensure Unique test removed 449 transitions
Reduce isomorphic transitions removed 449 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 330 transitions
Trivial Post-agglo rules discarded 330 transitions
Performed 330 trivial Post agglomeration. Transition count delta: 330
Iterating post reduction 0 with 330 rules applied. Total rules applied 331 place count 1390 transition count 2335
Reduce places removed 330 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 27 transitions
Trivial Post-agglo rules discarded 27 transitions
Performed 27 trivial Post agglomeration. Transition count delta: 27
Iterating post reduction 1 with 373 rules applied. Total rules applied 704 place count 1060 transition count 2292
Reduce places removed 27 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 29 rules applied. Total rules applied 733 place count 1033 transition count 2290
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 734 place count 1032 transition count 2290
Performed 123 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 123 Pre rules applied. Total rules applied 734 place count 1032 transition count 2167
Deduced a syphon composed of 123 places in 6 ms
Reduce places removed 123 places and 0 transitions.
Iterating global reduction 4 with 246 rules applied. Total rules applied 980 place count 909 transition count 2167
Discarding 89 places :
Symmetric choice reduction at 4 with 89 rule applications. Total rules 1069 place count 820 transition count 1797
Iterating global reduction 4 with 89 rules applied. Total rules applied 1158 place count 820 transition count 1797
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1161 place count 820 transition count 1794
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 27 Pre rules applied. Total rules applied 1161 place count 820 transition count 1767
Deduced a syphon composed of 27 places in 5 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 5 with 54 rules applied. Total rules applied 1215 place count 793 transition count 1767
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 1219 place count 789 transition count 1726
Iterating global reduction 5 with 4 rules applied. Total rules applied 1223 place count 789 transition count 1726
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 1225 place count 789 transition count 1724
Performed 269 Post agglomeration using F-continuation condition.Transition count delta: 269
Deduced a syphon composed of 269 places in 0 ms
Reduce places removed 269 places and 0 transitions.
Iterating global reduction 6 with 538 rules applied. Total rules applied 1763 place count 520 transition count 1455
Renaming transitions due to excessive name length > 1024 char.
Discarding 26 places :
Symmetric choice reduction at 6 with 26 rule applications. Total rules 1789 place count 494 transition count 1181
Iterating global reduction 6 with 26 rules applied. Total rules applied 1815 place count 494 transition count 1181
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 6 with 19 rules applied. Total rules applied 1834 place count 494 transition count 1162
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 7 with 16 rules applied. Total rules applied 1850 place count 494 transition count 1146
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 7 with 8 rules applied. Total rules applied 1858 place count 494 transition count 1138
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 1866 place count 486 transition count 1138
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 1868 place count 484 transition count 1136
Applied a total of 1868 rules in 178 ms. Remains 484 /1806 variables (removed 1322) and now considering 1136/3115 (removed 1979) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 178 ms. Remains : 484/1806 places, 1136/3115 transitions.
[2023-03-08 11:11:32] [INFO ] Flatten gal took : 20 ms
[2023-03-08 11:11:32] [INFO ] Flatten gal took : 22 ms
[2023-03-08 11:11:32] [INFO ] Input system was already deterministic with 1136 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 55 places :
Symmetric choice reduction at 0 with 55 rule applications. Total rules 55 place count 1751 transition count 3058
Iterating global reduction 0 with 55 rules applied. Total rules applied 110 place count 1751 transition count 3058
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 142 place count 1719 transition count 3015
Iterating global reduction 0 with 32 rules applied. Total rules applied 174 place count 1719 transition count 3015
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 177 place count 1719 transition count 3012
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 190 place count 1706 transition count 2989
Iterating global reduction 1 with 13 rules applied. Total rules applied 203 place count 1706 transition count 2989
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 204 place count 1706 transition count 2988
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 212 place count 1698 transition count 2980
Iterating global reduction 2 with 8 rules applied. Total rules applied 220 place count 1698 transition count 2980
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 226 place count 1692 transition count 2974
Iterating global reduction 2 with 6 rules applied. Total rules applied 232 place count 1692 transition count 2974
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 236 place count 1688 transition count 2970
Iterating global reduction 2 with 4 rules applied. Total rules applied 240 place count 1688 transition count 2970
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 244 place count 1684 transition count 2966
Iterating global reduction 2 with 4 rules applied. Total rules applied 248 place count 1684 transition count 2966
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 251 place count 1681 transition count 2963
Iterating global reduction 2 with 3 rules applied. Total rules applied 254 place count 1681 transition count 2963
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 256 place count 1679 transition count 2961
Iterating global reduction 2 with 2 rules applied. Total rules applied 258 place count 1679 transition count 2961
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 260 place count 1677 transition count 2959
Iterating global reduction 2 with 2 rules applied. Total rules applied 262 place count 1677 transition count 2959
Applied a total of 262 rules in 642 ms. Remains 1677 /1806 variables (removed 129) and now considering 2959/3115 (removed 156) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 642 ms. Remains : 1677/1806 places, 2959/3115 transitions.
[2023-03-08 11:11:33] [INFO ] Flatten gal took : 45 ms
[2023-03-08 11:11:33] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:11:33] [INFO ] Input system was already deterministic with 2959 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 59 places :
Symmetric choice reduction at 0 with 59 rule applications. Total rules 59 place count 1747 transition count 3054
Iterating global reduction 0 with 59 rules applied. Total rules applied 118 place count 1747 transition count 3054
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 152 place count 1713 transition count 3009
Iterating global reduction 0 with 34 rules applied. Total rules applied 186 place count 1713 transition count 3009
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 189 place count 1713 transition count 3006
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 203 place count 1699 transition count 2972
Iterating global reduction 1 with 14 rules applied. Total rules applied 217 place count 1699 transition count 2972
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 218 place count 1699 transition count 2971
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 226 place count 1691 transition count 2963
Iterating global reduction 2 with 8 rules applied. Total rules applied 234 place count 1691 transition count 2963
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 240 place count 1685 transition count 2957
Iterating global reduction 2 with 6 rules applied. Total rules applied 246 place count 1685 transition count 2957
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 250 place count 1681 transition count 2953
Iterating global reduction 2 with 4 rules applied. Total rules applied 254 place count 1681 transition count 2953
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 258 place count 1677 transition count 2949
Iterating global reduction 2 with 4 rules applied. Total rules applied 262 place count 1677 transition count 2949
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 265 place count 1674 transition count 2946
Iterating global reduction 2 with 3 rules applied. Total rules applied 268 place count 1674 transition count 2946
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 270 place count 1672 transition count 2944
Iterating global reduction 2 with 2 rules applied. Total rules applied 272 place count 1672 transition count 2944
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 274 place count 1670 transition count 2942
Iterating global reduction 2 with 2 rules applied. Total rules applied 276 place count 1670 transition count 2942
Applied a total of 276 rules in 606 ms. Remains 1670 /1806 variables (removed 136) and now considering 2942/3115 (removed 173) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 606 ms. Remains : 1670/1806 places, 2942/3115 transitions.
[2023-03-08 11:11:34] [INFO ] Flatten gal took : 46 ms
[2023-03-08 11:11:34] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:11:34] [INFO ] Input system was already deterministic with 2942 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 59 places :
Symmetric choice reduction at 0 with 59 rule applications. Total rules 59 place count 1747 transition count 3054
Iterating global reduction 0 with 59 rules applied. Total rules applied 118 place count 1747 transition count 3054
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 150 place count 1715 transition count 3012
Iterating global reduction 0 with 32 rules applied. Total rules applied 182 place count 1715 transition count 3012
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 185 place count 1715 transition count 3009
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 198 place count 1702 transition count 2976
Iterating global reduction 1 with 13 rules applied. Total rules applied 211 place count 1702 transition count 2976
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 219 place count 1694 transition count 2968
Iterating global reduction 1 with 8 rules applied. Total rules applied 227 place count 1694 transition count 2968
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 233 place count 1688 transition count 2962
Iterating global reduction 1 with 6 rules applied. Total rules applied 239 place count 1688 transition count 2962
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 243 place count 1684 transition count 2958
Iterating global reduction 1 with 4 rules applied. Total rules applied 247 place count 1684 transition count 2958
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 251 place count 1680 transition count 2954
Iterating global reduction 1 with 4 rules applied. Total rules applied 255 place count 1680 transition count 2954
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 258 place count 1677 transition count 2951
Iterating global reduction 1 with 3 rules applied. Total rules applied 261 place count 1677 transition count 2951
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 263 place count 1675 transition count 2949
Iterating global reduction 1 with 2 rules applied. Total rules applied 265 place count 1675 transition count 2949
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 267 place count 1673 transition count 2947
Iterating global reduction 1 with 2 rules applied. Total rules applied 269 place count 1673 transition count 2947
Applied a total of 269 rules in 608 ms. Remains 1673 /1806 variables (removed 133) and now considering 2947/3115 (removed 168) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 608 ms. Remains : 1673/1806 places, 2947/3115 transitions.
[2023-03-08 11:11:35] [INFO ] Flatten gal took : 47 ms
[2023-03-08 11:11:35] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:11:35] [INFO ] Input system was already deterministic with 2947 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 58 places :
Symmetric choice reduction at 0 with 58 rule applications. Total rules 58 place count 1748 transition count 3055
Iterating global reduction 0 with 58 rules applied. Total rules applied 116 place count 1748 transition count 3055
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 149 place count 1715 transition count 3011
Iterating global reduction 0 with 33 rules applied. Total rules applied 182 place count 1715 transition count 3011
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 185 place count 1715 transition count 3008
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 198 place count 1702 transition count 2975
Iterating global reduction 1 with 13 rules applied. Total rules applied 211 place count 1702 transition count 2975
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 212 place count 1702 transition count 2974
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 219 place count 1695 transition count 2967
Iterating global reduction 2 with 7 rules applied. Total rules applied 226 place count 1695 transition count 2967
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 231 place count 1690 transition count 2962
Iterating global reduction 2 with 5 rules applied. Total rules applied 236 place count 1690 transition count 2962
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 240 place count 1686 transition count 2958
Iterating global reduction 2 with 4 rules applied. Total rules applied 244 place count 1686 transition count 2958
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 248 place count 1682 transition count 2954
Iterating global reduction 2 with 4 rules applied. Total rules applied 252 place count 1682 transition count 2954
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 255 place count 1679 transition count 2951
Iterating global reduction 2 with 3 rules applied. Total rules applied 258 place count 1679 transition count 2951
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 260 place count 1677 transition count 2949
Iterating global reduction 2 with 2 rules applied. Total rules applied 262 place count 1677 transition count 2949
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 264 place count 1675 transition count 2947
Iterating global reduction 2 with 2 rules applied. Total rules applied 266 place count 1675 transition count 2947
Applied a total of 266 rules in 609 ms. Remains 1675 /1806 variables (removed 131) and now considering 2947/3115 (removed 168) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 610 ms. Remains : 1675/1806 places, 2947/3115 transitions.
[2023-03-08 11:11:36] [INFO ] Flatten gal took : 75 ms
[2023-03-08 11:11:36] [INFO ] Flatten gal took : 52 ms
[2023-03-08 11:11:36] [INFO ] Input system was already deterministic with 2947 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1806/1806 places, 3115/3115 transitions.
Discarding 55 places :
Symmetric choice reduction at 0 with 55 rule applications. Total rules 55 place count 1751 transition count 3058
Iterating global reduction 0 with 55 rules applied. Total rules applied 110 place count 1751 transition count 3058
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 141 place count 1720 transition count 3026
Iterating global reduction 0 with 31 rules applied. Total rules applied 172 place count 1720 transition count 3026
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 175 place count 1720 transition count 3023
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 187 place count 1708 transition count 2991
Iterating global reduction 1 with 12 rules applied. Total rules applied 199 place count 1708 transition count 2991
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 200 place count 1708 transition count 2990
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 207 place count 1701 transition count 2983
Iterating global reduction 2 with 7 rules applied. Total rules applied 214 place count 1701 transition count 2983
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 219 place count 1696 transition count 2978
Iterating global reduction 2 with 5 rules applied. Total rules applied 224 place count 1696 transition count 2978
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 227 place count 1693 transition count 2975
Iterating global reduction 2 with 3 rules applied. Total rules applied 230 place count 1693 transition count 2975
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 233 place count 1690 transition count 2972
Iterating global reduction 2 with 3 rules applied. Total rules applied 236 place count 1690 transition count 2972
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 238 place count 1688 transition count 2970
Iterating global reduction 2 with 2 rules applied. Total rules applied 240 place count 1688 transition count 2970
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 242 place count 1686 transition count 2968
Iterating global reduction 2 with 2 rules applied. Total rules applied 244 place count 1686 transition count 2968
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 246 place count 1684 transition count 2966
Iterating global reduction 2 with 2 rules applied. Total rules applied 248 place count 1684 transition count 2966
Applied a total of 248 rules in 607 ms. Remains 1684 /1806 variables (removed 122) and now considering 2966/3115 (removed 149) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 607 ms. Remains : 1684/1806 places, 2966/3115 transitions.
[2023-03-08 11:11:36] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:11:37] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:11:37] [INFO ] Input system was already deterministic with 2966 transitions.
[2023-03-08 11:11:37] [INFO ] Flatten gal took : 50 ms
[2023-03-08 11:11:37] [INFO ] Flatten gal took : 52 ms
[2023-03-08 11:11:37] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-08 11:11:37] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1806 places, 3115 transitions and 9051 arcs took 14 ms.
Total runtime 27925 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-07b
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373

FORMULA DLCround-PT-07b-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-CTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-CTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 11071428 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16103084 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type CNST) for 19 DLCround-PT-07b-CTLCardinality-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 20 (type CNST) for DLCround-PT-07b-CTLCardinality-06
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-07b-CTLCardinality-05
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for DLCround-PT-07b-CTLCardinality-05
lola: result : false
lola: markings : 2
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-07b-CTLCardinality-10
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 32 (type EXCL) for DLCround-PT-07b-CTLCardinality-10
lola: result : true
lola: markings : 121
lola: fired transitions : 121
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-07b-CTLCardinality-09
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 29 (type EXCL) for DLCround-PT-07b-CTLCardinality-09
lola: result : false
lola: markings : 12
lola: fired transitions : 60
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 9 DLCround-PT-07b-CTLCardinality-04
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for DLCround-PT-07b-CTLCardinality-04
lola: result : false
lola: markings : 770
lola: fired transitions : 2310
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-07b-CTLCardinality-15
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 2/326 3/32 DLCround-PT-07b-CTLCardinality-15 142726 m, 28545 m/sec, 251651 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 7/326 8/32 DLCround-PT-07b-CTLCardinality-15 547108 m, 80876 m/sec, 702419 t fired, .

Time elapsed: 15 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 12/326 13/32 DLCround-PT-07b-CTLCardinality-15 967140 m, 84006 m/sec, 1142159 t fired, .

Time elapsed: 20 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 17/326 19/32 DLCround-PT-07b-CTLCardinality-15 1374027 m, 81377 m/sec, 1567322 t fired, .

Time elapsed: 25 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 22/326 24/32 DLCround-PT-07b-CTLCardinality-15 1765041 m, 78202 m/sec, 1976416 t fired, .

Time elapsed: 30 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 27/326 29/32 DLCround-PT-07b-CTLCardinality-15 2221108 m, 91213 m/sec, 2455517 t fired, .

Time elapsed: 35 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 47 (type EXCL) for DLCround-PT-07b-CTLCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 44 (type EXCL) for 43 DLCround-PT-07b-CTLCardinality-14
lola: time limit : 356 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/356 4/32 DLCround-PT-07b-CTLCardinality-14 356587 m, 71317 m/sec, 489786 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/356 7/32 DLCround-PT-07b-CTLCardinality-14 707823 m, 70247 m/sec, 974168 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/356 10/32 DLCround-PT-07b-CTLCardinality-14 1058312 m, 70097 m/sec, 1458824 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/356 12/32 DLCround-PT-07b-CTLCardinality-14 1409731 m, 70283 m/sec, 1943037 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/356 15/32 DLCround-PT-07b-CTLCardinality-14 1759430 m, 69939 m/sec, 2425935 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/356 18/32 DLCround-PT-07b-CTLCardinality-14 2108222 m, 69758 m/sec, 2906678 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/356 20/32 DLCround-PT-07b-CTLCardinality-14 2452806 m, 68916 m/sec, 3382530 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/356 23/32 DLCround-PT-07b-CTLCardinality-14 2807185 m, 70875 m/sec, 3871974 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/356 25/32 DLCround-PT-07b-CTLCardinality-14 3155440 m, 69651 m/sec, 4352927 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/356 27/32 DLCround-PT-07b-CTLCardinality-14 3499352 m, 68782 m/sec, 4828385 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/356 29/32 DLCround-PT-07b-CTLCardinality-14 3843157 m, 68761 m/sec, 5304254 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 60/356 32/32 DLCround-PT-07b-CTLCardinality-14 4186956 m, 68759 m/sec, 5780707 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 44 (type EXCL) for DLCround-PT-07b-CTLCardinality-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-07b-CTLCardinality-13
lola: time limit : 388 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/388 3/32 DLCround-PT-07b-CTLCardinality-13 229219 m, 45843 m/sec, 497577 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/388 6/32 DLCround-PT-07b-CTLCardinality-13 456521 m, 45460 m/sec, 990934 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/388 8/32 DLCround-PT-07b-CTLCardinality-13 683121 m, 45320 m/sec, 1482774 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/388 11/32 DLCround-PT-07b-CTLCardinality-13 910172 m, 45410 m/sec, 1976326 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/388 13/32 DLCround-PT-07b-CTLCardinality-13 1139302 m, 45826 m/sec, 2473753 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 31/388 16/32 DLCround-PT-07b-CTLCardinality-13 1364458 m, 45031 m/sec, 2962301 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 36/388 18/32 DLCround-PT-07b-CTLCardinality-13 1592383 m, 45585 m/sec, 3457594 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 41/388 21/32 DLCround-PT-07b-CTLCardinality-13 1819374 m, 45398 m/sec, 3950214 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 46/388 22/32 DLCround-PT-07b-CTLCardinality-13 2043647 m, 44854 m/sec, 4437720 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 51/388 24/32 DLCround-PT-07b-CTLCardinality-13 2267901 m, 44850 m/sec, 4924323 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 56/388 27/32 DLCround-PT-07b-CTLCardinality-13 2491172 m, 44654 m/sec, 5408674 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 61/388 29/32 DLCround-PT-07b-CTLCardinality-13 2716329 m, 45031 m/sec, 5897254 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 66/388 31/32 DLCround-PT-07b-CTLCardinality-13 2939449 m, 44624 m/sec, 6381311 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 71/388 32/32 DLCround-PT-07b-CTLCardinality-13 3165849 m, 45280 m/sec, 6873318 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-07b-CTLCardinality-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-07b-CTLCardinality-12
lola: time limit : 427 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/427 4/32 DLCround-PT-07b-CTLCardinality-12 393314 m, 78662 m/sec, 482088 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/427 7/32 DLCround-PT-07b-CTLCardinality-12 775721 m, 76481 m/sec, 956383 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/427 10/32 DLCround-PT-07b-CTLCardinality-12 1154910 m, 75837 m/sec, 1425326 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/427 13/32 DLCround-PT-07b-CTLCardinality-12 1534246 m, 75867 m/sec, 1892923 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/427 16/32 DLCround-PT-07b-CTLCardinality-12 1910907 m, 75332 m/sec, 2359236 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/427 19/32 DLCround-PT-07b-CTLCardinality-12 2288479 m, 75514 m/sec, 2825090 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/427 22/32 DLCround-PT-07b-CTLCardinality-12 2660120 m, 74328 m/sec, 3289915 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/427 25/32 DLCround-PT-07b-CTLCardinality-12 3039001 m, 75776 m/sec, 3765010 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/427 27/32 DLCround-PT-07b-CTLCardinality-12 3402497 m, 72699 m/sec, 4221284 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/427 29/32 DLCround-PT-07b-CTLCardinality-12 3770560 m, 73612 m/sec, 4675926 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/427 32/32 DLCround-PT-07b-CTLCardinality-12 4125844 m, 71056 m/sec, 5124116 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 38 (type EXCL) for DLCround-PT-07b-CTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-07b-CTLCardinality-11
lola: time limit : 479 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCround-PT-07b-CTLCardinality-11
lola: result : false
lola: markings : 771
lola: fired transitions : 772
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-07b-CTLCardinality-08
lola: time limit : 559 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/559 4/32 DLCround-PT-07b-CTLCardinality-08 397569 m, 79513 m/sec, 487250 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/559 7/32 DLCround-PT-07b-CTLCardinality-08 779583 m, 76402 m/sec, 961248 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/559 10/32 DLCround-PT-07b-CTLCardinality-08 1168664 m, 77816 m/sec, 1442245 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/559 13/32 DLCround-PT-07b-CTLCardinality-08 1561303 m, 78527 m/sec, 1926934 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/559 16/32 DLCround-PT-07b-CTLCardinality-08 1939181 m, 75575 m/sec, 2394786 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/559 20/32 DLCround-PT-07b-CTLCardinality-08 2321420 m, 76447 m/sec, 2865224 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/559 22/32 DLCround-PT-07b-CTLCardinality-08 2696298 m, 74975 m/sec, 3335341 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/559 25/32 DLCround-PT-07b-CTLCardinality-08 3070189 m, 74778 m/sec, 3804136 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/559 28/32 DLCround-PT-07b-CTLCardinality-08 3442979 m, 74558 m/sec, 4270549 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/559 30/32 DLCround-PT-07b-CTLCardinality-08 3818949 m, 75194 m/sec, 4735506 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/559 32/32 DLCround-PT-07b-CTLCardinality-08 4186317 m, 73473 m/sec, 5200697 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 26 (type EXCL) for DLCround-PT-07b-CTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-04: DISJ 0 1 0 0 3 0 0 0
DLCround-PT-07b-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-07b-CTLCardinality-07
lola: time limit : 659 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DLCround-PT-07b-CTLCardinality-07
lola: result : false
lola: markings : 891
lola: fired transitions : 2181
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 9 DLCround-PT-07b-CTLCardinality-04
lola: time limit : 824 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for DLCround-PT-07b-CTLCardinality-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-07b-CTLCardinality-03
lola: time limit : 1099 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCround-PT-07b-CTLCardinality-03
lola: result : false
lola: markings : 37142
lola: fired transitions : 37792
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-07b-CTLCardinality-01
lola: time limit : 1649 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1649 4/32 DLCround-PT-07b-CTLCardinality-01 360198 m, 72039 m/sec, 438579 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1649 7/32 DLCround-PT-07b-CTLCardinality-01 754618 m, 78884 m/sec, 927069 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1649 10/32 DLCround-PT-07b-CTLCardinality-01 1137713 m, 76619 m/sec, 1410244 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1649 12/32 DLCround-PT-07b-CTLCardinality-01 1522046 m, 76866 m/sec, 1890223 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1649 14/32 DLCround-PT-07b-CTLCardinality-01 1900880 m, 75766 m/sec, 2362133 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1649 16/32 DLCround-PT-07b-CTLCardinality-01 2279472 m, 75718 m/sec, 2839457 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/1649 19/32 DLCround-PT-07b-CTLCardinality-01 2656176 m, 75340 m/sec, 3316087 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/1649 21/32 DLCround-PT-07b-CTLCardinality-01 3027078 m, 74180 m/sec, 3794046 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/1649 25/32 DLCround-PT-07b-CTLCardinality-01 3416055 m, 77795 m/sec, 4275339 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/1649 27/32 DLCround-PT-07b-CTLCardinality-01 3796245 m, 76038 m/sec, 4755340 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/1649 30/32 DLCround-PT-07b-CTLCardinality-01 4172451 m, 75241 m/sec, 5233557 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/1649 32/32 DLCround-PT-07b-CTLCardinality-01 4544824 m, 74474 m/sec, 5711602 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for DLCround-PT-07b-CTLCardinality-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-07b-CTLCardinality-00
lola: time limit : 3234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-07b-CTLCardinality-00
lola: result : false
lola: markings : 648
lola: fired transitions : 1296
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing
DLCround-PT-07b-CTLCardinality-07: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-10: EG true state space / EG
DLCround-PT-07b-CTLCardinality-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLCardinality-00: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-03: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-04: DISJ false DISJ
DLCround-PT-07b-CTLCardinality-05: CTL false CTL model checker
DLCround-PT-07b-CTLCardinality-06: INITIAL false preprocessing

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed