Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478600666.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-06a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478600666
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 796K
-rw-r--r-- 1 mcc users 6.8K Feb 25 18:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 25 18:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 18:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 18:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 19:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 25 19:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Feb 25 18:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 18:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 325K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06a-CTLFireability-00
FORMULA_NAME DLCround-PT-06a-CTLFireability-01
FORMULA_NAME DLCround-PT-06a-CTLFireability-02
FORMULA_NAME DLCround-PT-06a-CTLFireability-03
FORMULA_NAME DLCround-PT-06a-CTLFireability-04
FORMULA_NAME DLCround-PT-06a-CTLFireability-05
FORMULA_NAME DLCround-PT-06a-CTLFireability-06
FORMULA_NAME DLCround-PT-06a-CTLFireability-07
FORMULA_NAME DLCround-PT-06a-CTLFireability-08
FORMULA_NAME DLCround-PT-06a-CTLFireability-09
FORMULA_NAME DLCround-PT-06a-CTLFireability-10
FORMULA_NAME DLCround-PT-06a-CTLFireability-11
FORMULA_NAME DLCround-PT-06a-CTLFireability-12
FORMULA_NAME DLCround-PT-06a-CTLFireability-13
FORMULA_NAME DLCround-PT-06a-CTLFireability-14
FORMULA_NAME DLCround-PT-06a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678273126951

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-06a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 10:58:48] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 10:58:48] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 10:58:48] [INFO ] Load time of PNML (sax parser for PT used): 85 ms
[2023-03-08 10:58:48] [INFO ] Transformed 197 places.
[2023-03-08 10:58:48] [INFO ] Transformed 1313 transitions.
[2023-03-08 10:58:48] [INFO ] Found NUPN structural information;
[2023-03-08 10:58:48] [INFO ] Parsed PT model containing 197 places and 1313 transitions and 5002 arcs in 149 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Ensure Unique test removed 135 transitions
Reduce redundant transitions removed 135 transitions.
Support contains 122 out of 197 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 197/197 places, 1178/1178 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 193 transition count 1142
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 193 transition count 1142
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 193 transition count 1141
Drop transitions removed 396 transitions
Redundant transition composition rules discarded 396 transitions
Iterating global reduction 1 with 396 rules applied. Total rules applied 405 place count 193 transition count 745
Applied a total of 405 rules in 47 ms. Remains 193 /197 variables (removed 4) and now considering 745/1178 (removed 433) transitions.
[2023-03-08 10:58:48] [INFO ] Flow matrix only has 149 transitions (discarded 596 similar events)
// Phase 1: matrix 149 rows 193 cols
[2023-03-08 10:58:48] [INFO ] Computed 109 place invariants in 18 ms
[2023-03-08 10:58:49] [INFO ] Implicit Places using invariants in 437 ms returned []
[2023-03-08 10:58:49] [INFO ] Flow matrix only has 149 transitions (discarded 596 similar events)
[2023-03-08 10:58:49] [INFO ] Invariant cache hit.
[2023-03-08 10:58:49] [INFO ] State equation strengthened by 51 read => feed constraints.
[2023-03-08 10:58:49] [INFO ] Implicit Places using invariants and state equation in 320 ms returned [95, 100, 101, 105, 107, 109, 111, 115, 117, 119, 121, 122, 123, 128, 130, 131, 133, 137, 139, 140, 141, 143, 145, 147, 151, 156, 166, 168, 173, 177, 183, 184, 185, 191]
Discarding 34 places :
Ensure Unique test removed 126 transitions
Reduce isomorphic transitions removed 126 transitions.
Implicit Place search using SMT with State Equation took 781 ms to find 34 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 159/197 places, 619/1178 transitions.
Drop transitions removed 360 transitions
Redundant transition composition rules discarded 360 transitions
Iterating global reduction 0 with 360 rules applied. Total rules applied 360 place count 159 transition count 259
Applied a total of 360 rules in 8 ms. Remains 159 /159 variables (removed 0) and now considering 259/619 (removed 360) transitions.
[2023-03-08 10:58:49] [INFO ] Flow matrix only has 149 transitions (discarded 110 similar events)
// Phase 1: matrix 149 rows 159 cols
[2023-03-08 10:58:49] [INFO ] Computed 75 place invariants in 1 ms
[2023-03-08 10:58:49] [INFO ] Implicit Places using invariants in 47 ms returned []
[2023-03-08 10:58:49] [INFO ] Flow matrix only has 149 transitions (discarded 110 similar events)
[2023-03-08 10:58:49] [INFO ] Invariant cache hit.
[2023-03-08 10:58:49] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-08 10:58:49] [INFO ] Implicit Places using invariants and state equation in 94 ms returned []
Implicit Place search using SMT with State Equation took 142 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 159/197 places, 259/1178 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 978 ms. Remains : 159/197 places, 259/1178 transitions.
Support contains 122 out of 159 places after structural reductions.
[2023-03-08 10:58:49] [INFO ] Flatten gal took : 42 ms
[2023-03-08 10:58:49] [INFO ] Flatten gal took : 16 ms
[2023-03-08 10:58:49] [INFO ] Input system was already deterministic with 259 transitions.
Finished random walk after 2806 steps, including 0 resets, run visited all 100 properties in 86 ms. (steps per millisecond=32 )
[2023-03-08 10:58:49] [INFO ] Flatten gal took : 12 ms
[2023-03-08 10:58:49] [INFO ] Flatten gal took : 13 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 259 transitions.
Computed a total of 65 stabilizing places and 1 stable transitions
Graph (complete) has 403 edges and 159 vertex of which 111 are kept as prefixes of interest. Removing 48 places using SCC suffix rule.2 ms
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 41 places and 0 transitions.
Iterating post reduction 0 with 41 rules applied. Total rules applied 41 place count 118 transition count 259
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 62 place count 97 transition count 199
Iterating global reduction 1 with 21 rules applied. Total rules applied 83 place count 97 transition count 199
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 85 place count 97 transition count 197
Applied a total of 85 rules in 5 ms. Remains 97 /159 variables (removed 62) and now considering 197/259 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 97/159 places, 197/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 7 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 6 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 197 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 43 places and 0 transitions.
Iterating post reduction 0 with 43 rules applied. Total rules applied 43 place count 116 transition count 259
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 71 place count 88 transition count 182
Iterating global reduction 1 with 28 rules applied. Total rules applied 99 place count 88 transition count 182
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 102 place count 88 transition count 179
Applied a total of 102 rules in 4 ms. Remains 88 /159 variables (removed 71) and now considering 179/259 (removed 80) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 88/159 places, 179/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 6 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 12 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 179 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 44 places and 0 transitions.
Iterating post reduction 0 with 44 rules applied. Total rules applied 44 place count 115 transition count 259
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 72 place count 87 transition count 185
Iterating global reduction 1 with 28 rules applied. Total rules applied 100 place count 87 transition count 185
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 103 place count 87 transition count 182
Applied a total of 103 rules in 5 ms. Remains 87 /159 variables (removed 72) and now considering 182/259 (removed 77) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 87/159 places, 182/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 6 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Graph (trivial) has 182 edges and 159 vertex of which 76 / 159 are part of one of the 10 SCC in 2 ms
Free SCC test removed 66 places
Ensure Unique test removed 154 transitions
Reduce isomorphic transitions removed 154 transitions.
Graph (complete) has 249 edges and 93 vertex of which 47 are kept as prefixes of interest. Removing 46 places using SCC suffix rule.1 ms
Discarding 46 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 47 transition count 104
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 46 transition count 104
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 25 place count 25 transition count 44
Iterating global reduction 2 with 21 rules applied. Total rules applied 46 place count 25 transition count 44
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 50 place count 23 transition count 42
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 2 with 4 rules applied. Total rules applied 54 place count 23 transition count 38
Applied a total of 54 rules in 14 ms. Remains 23 /159 variables (removed 136) and now considering 38/259 (removed 221) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 23/159 places, 38/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 42 places and 0 transitions.
Iterating post reduction 0 with 42 rules applied. Total rules applied 42 place count 117 transition count 259
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 65 place count 94 transition count 198
Iterating global reduction 1 with 23 rules applied. Total rules applied 88 place count 94 transition count 198
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 90 place count 94 transition count 196
Applied a total of 90 rules in 4 ms. Remains 94 /159 variables (removed 65) and now considering 196/259 (removed 63) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 94/159 places, 196/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 6 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 45 places and 0 transitions.
Iterating post reduction 0 with 45 rules applied. Total rules applied 45 place count 114 transition count 259
Discarding 31 places :
Symmetric choice reduction at 1 with 31 rule applications. Total rules 76 place count 83 transition count 173
Iterating global reduction 1 with 31 rules applied. Total rules applied 107 place count 83 transition count 173
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 110 place count 83 transition count 170
Applied a total of 110 rules in 4 ms. Remains 83 /159 variables (removed 76) and now considering 170/259 (removed 89) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 83/159 places, 170/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 43 places and 0 transitions.
Iterating post reduction 0 with 43 rules applied. Total rules applied 43 place count 116 transition count 259
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 73 place count 86 transition count 175
Iterating global reduction 1 with 30 rules applied. Total rules applied 103 place count 86 transition count 175
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 106 place count 86 transition count 172
Applied a total of 106 rules in 4 ms. Remains 86 /159 variables (removed 73) and now considering 172/259 (removed 87) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 86/159 places, 172/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 172 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 0 with 37 rules applied. Total rules applied 37 place count 122 transition count 259
Discarding 18 places :
Symmetric choice reduction at 1 with 18 rule applications. Total rules 55 place count 104 transition count 211
Iterating global reduction 1 with 18 rules applied. Total rules applied 73 place count 104 transition count 211
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 76 place count 104 transition count 208
Applied a total of 76 rules in 3 ms. Remains 104 /159 variables (removed 55) and now considering 208/259 (removed 51) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 104/159 places, 208/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 6 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 208 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 38 places and 0 transitions.
Iterating post reduction 0 with 38 rules applied. Total rules applied 38 place count 121 transition count 259
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 61 place count 98 transition count 189
Iterating global reduction 1 with 23 rules applied. Total rules applied 84 place count 98 transition count 189
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 86 place count 98 transition count 187
Applied a total of 86 rules in 4 ms. Remains 98 /159 variables (removed 61) and now considering 187/259 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 98/159 places, 187/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 187 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 40 places and 0 transitions.
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 119 transition count 259
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 67 place count 92 transition count 184
Iterating global reduction 1 with 27 rules applied. Total rules applied 94 place count 92 transition count 184
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 96 place count 92 transition count 182
Applied a total of 96 rules in 2 ms. Remains 92 /159 variables (removed 67) and now considering 182/259 (removed 77) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 92/159 places, 182/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Graph (trivial) has 177 edges and 159 vertex of which 73 / 159 are part of one of the 11 SCC in 1 ms
Free SCC test removed 62 places
Ensure Unique test removed 142 transitions
Reduce isomorphic transitions removed 142 transitions.
Graph (complete) has 240 edges and 97 vertex of which 52 are kept as prefixes of interest. Removing 45 places using SCC suffix rule.1 ms
Discarding 45 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 52 transition count 115
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 6 place count 50 transition count 115
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 26 place count 30 transition count 55
Iterating global reduction 2 with 20 rules applied. Total rules applied 46 place count 30 transition count 55
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 48 place count 30 transition count 53
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 52 place count 28 transition count 51
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 3 with 5 rules applied. Total rules applied 57 place count 28 transition count 46
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 58 place count 28 transition count 46
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 59 place count 27 transition count 45
Iterating global reduction 3 with 1 rules applied. Total rules applied 60 place count 27 transition count 45
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 61 place count 27 transition count 44
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 62 place count 27 transition count 43
Applied a total of 62 rules in 10 ms. Remains 27 /159 variables (removed 132) and now considering 43/259 (removed 216) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 27/159 places, 43/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 43 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Graph (trivial) has 179 edges and 159 vertex of which 74 / 159 are part of one of the 10 SCC in 0 ms
Free SCC test removed 64 places
Ensure Unique test removed 148 transitions
Reduce isomorphic transitions removed 148 transitions.
Graph (complete) has 255 edges and 95 vertex of which 48 are kept as prefixes of interest. Removing 47 places using SCC suffix rule.0 ms
Discarding 47 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 48 transition count 109
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 6 place count 46 transition count 109
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 28 place count 24 transition count 47
Iterating global reduction 2 with 22 rules applied. Total rules applied 50 place count 24 transition count 47
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 54 place count 22 transition count 45
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 2 with 5 rules applied. Total rules applied 59 place count 22 transition count 40
Applied a total of 59 rules in 11 ms. Remains 22 /159 variables (removed 137) and now considering 40/259 (removed 219) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 22/159 places, 40/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 40 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 46 places and 0 transitions.
Iterating post reduction 0 with 46 rules applied. Total rules applied 46 place count 113 transition count 259
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 74 place count 85 transition count 179
Iterating global reduction 1 with 28 rules applied. Total rules applied 102 place count 85 transition count 179
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 105 place count 85 transition count 176
Applied a total of 105 rules in 2 ms. Remains 85 /159 variables (removed 74) and now considering 176/259 (removed 83) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 85/159 places, 176/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Graph (trivial) has 165 edges and 159 vertex of which 65 / 159 are part of one of the 11 SCC in 0 ms
Free SCC test removed 54 places
Ensure Unique test removed 124 transitions
Reduce isomorphic transitions removed 124 transitions.
Graph (complete) has 258 edges and 105 vertex of which 62 are kept as prefixes of interest. Removing 43 places using SCC suffix rule.0 ms
Discarding 43 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 62 transition count 133
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 3 rules applied. Total rules applied 7 place count 60 transition count 132
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 8 place count 59 transition count 132
Discarding 18 places :
Symmetric choice reduction at 3 with 18 rule applications. Total rules 26 place count 41 transition count 79
Iterating global reduction 3 with 18 rules applied. Total rules applied 44 place count 41 transition count 79
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 46 place count 41 transition count 77
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 48 place count 40 transition count 76
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 52 place count 38 transition count 74
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 5 with 9 rules applied. Total rules applied 61 place count 38 transition count 65
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 62 place count 38 transition count 65
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 63 place count 37 transition count 64
Iterating global reduction 5 with 1 rules applied. Total rules applied 64 place count 37 transition count 64
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 65 place count 37 transition count 63
Applied a total of 65 rules in 11 ms. Remains 37 /159 variables (removed 122) and now considering 63/259 (removed 196) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 37/159 places, 63/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 2 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 63 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 39 places and 0 transitions.
Iterating post reduction 0 with 39 rules applied. Total rules applied 39 place count 120 transition count 259
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 65 place count 94 transition count 183
Iterating global reduction 1 with 26 rules applied. Total rules applied 91 place count 94 transition count 183
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 92 place count 94 transition count 182
Applied a total of 92 rules in 2 ms. Remains 94 /159 variables (removed 65) and now considering 182/259 (removed 77) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 94/159 places, 182/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 259/259 transitions.
Reduce places removed 47 places and 0 transitions.
Iterating post reduction 0 with 47 rules applied. Total rules applied 47 place count 112 transition count 259
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 75 place count 84 transition count 182
Iterating global reduction 1 with 28 rules applied. Total rules applied 103 place count 84 transition count 182
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 106 place count 84 transition count 179
Applied a total of 106 rules in 2 ms. Remains 84 /159 variables (removed 75) and now considering 179/259 (removed 80) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 84/159 places, 179/259 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:58:50] [INFO ] Input system was already deterministic with 179 transitions.
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 8 ms
[2023-03-08 10:58:50] [INFO ] Flatten gal took : 9 ms
[2023-03-08 10:58:50] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-08 10:58:50] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 159 places, 259 transitions and 720 arcs took 3 ms.
Total runtime 2225 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-06a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
CTLFireability

FORMULA DLCround-PT-06a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06a-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678273774947

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-06a-CTLFireability-02
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 57 (type FNDP) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 60 (type SRCH) for DLCround-PT-06a-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 57 (type FNDP) for DLCround-PT-06a-CTLFireability-03
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 58 (type EQUN) for DLCround-PT-06a-CTLFireability-03 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
sara: try reading problem file /home/mcc/execution/372/CTLFireability-58.sara.

lola: FINISHED task # 58 (type EQUN) for DLCround-PT-06a-CTLFireability-03
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:736
lola: rewrite Frontend/Parser/formula_rewrite.k:696
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type FNDP) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type SRCH) for DLCround-PT-06a-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
sara: try reading problem file /home/mcc/execution/372/CTLFireability-62.sara.

lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 62 (type EQUN) for DLCround-PT-06a-CTLFireability-10
lola: result : true
lola: CANCELED task # 61 (type FNDP) for DLCround-PT-06a-CTLFireability-10 (obsolete)
lola: FINISHED task # 61 (type FNDP) for DLCround-PT-06a-CTLFireability-10
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/240 5/32 DLCround-PT-06a-CTLFireability-02 1076977 m, 215395 m/sec, 5334301 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/240 9/32 DLCround-PT-06a-CTLFireability-02 2010826 m, 186769 m/sec, 9611282 t fired, .

Time elapsed: 10 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/240 13/32 DLCround-PT-06a-CTLFireability-02 2848867 m, 167608 m/sec, 13065762 t fired, .

Time elapsed: 15 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/240 16/32 DLCround-PT-06a-CTLFireability-02 3635892 m, 157405 m/sec, 16603163 t fired, .

Time elapsed: 20 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/240 19/32 DLCround-PT-06a-CTLFireability-02 4295046 m, 131830 m/sec, 20032544 t fired, .

Time elapsed: 25 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/240 22/32 DLCround-PT-06a-CTLFireability-02 4869450 m, 114880 m/sec, 24236901 t fired, .

Time elapsed: 30 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/240 25/32 DLCround-PT-06a-CTLFireability-02 5546064 m, 135322 m/sec, 28216855 t fired, .

Time elapsed: 35 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/240 28/32 DLCround-PT-06a-CTLFireability-02 6351094 m, 161006 m/sec, 31540891 t fired, .

Time elapsed: 40 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/240 31/32 DLCround-PT-06a-CTLFireability-02 6982062 m, 126193 m/sec, 34970448 t fired, .

Time elapsed: 45 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-06a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-06a-CTLFireability-15
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DLCround-PT-06a-CTLFireability-15
lola: result : false
lola: markings : 267975
lola: fired transitions : 1614009
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-06a-CTLFireability-14
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 3/272 3/32 DLCround-PT-06a-CTLFireability-14 494525 m, 98905 m/sec, 3373213 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 8/272 5/32 DLCround-PT-06a-CTLFireability-14 1090791 m, 119253 m/sec, 7707929 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 13/272 7/32 DLCround-PT-06a-CTLFireability-14 1622410 m, 106323 m/sec, 11767431 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 18/272 10/32 DLCround-PT-06a-CTLFireability-14 2235734 m, 122664 m/sec, 16163385 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 23/272 12/32 DLCround-PT-06a-CTLFireability-14 2761422 m, 105137 m/sec, 20417630 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 28/272 15/32 DLCround-PT-06a-CTLFireability-14 3350572 m, 117830 m/sec, 24465058 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 33/272 17/32 DLCround-PT-06a-CTLFireability-14 3864150 m, 102715 m/sec, 28507101 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 38/272 20/32 DLCround-PT-06a-CTLFireability-14 4439601 m, 115090 m/sec, 32601863 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 43/272 22/32 DLCround-PT-06a-CTLFireability-14 4966670 m, 105413 m/sec, 36669301 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 48/272 24/32 DLCround-PT-06a-CTLFireability-14 5471987 m, 101063 m/sec, 40780165 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 53/272 26/32 DLCround-PT-06a-CTLFireability-14 5979616 m, 101525 m/sec, 44696057 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 58/272 28/32 DLCround-PT-06a-CTLFireability-14 6501503 m, 104377 m/sec, 48701681 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 63/272 30/32 DLCround-PT-06a-CTLFireability-14 7002335 m, 100166 m/sec, 52657619 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for DLCround-PT-06a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-06a-CTLFireability-12
lola: time limit : 290 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/290 4/32 DLCround-PT-06a-CTLFireability-12 851270 m, 170254 m/sec, 4932891 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/290 8/32 DLCround-PT-06a-CTLFireability-12 1592646 m, 148275 m/sec, 9678329 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/290 11/32 DLCround-PT-06a-CTLFireability-12 2340701 m, 149611 m/sec, 14396427 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/290 14/32 DLCround-PT-06a-CTLFireability-12 3063166 m, 144493 m/sec, 18950948 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/290 17/32 DLCround-PT-06a-CTLFireability-12 3726310 m, 132628 m/sec, 23456577 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/290 20/32 DLCround-PT-06a-CTLFireability-12 4374555 m, 129649 m/sec, 27909117 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/290 22/32 DLCround-PT-06a-CTLFireability-12 4975610 m, 120211 m/sec, 32285090 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/290 25/32 DLCround-PT-06a-CTLFireability-12 5635634 m, 132004 m/sec, 36644609 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/290 28/32 DLCround-PT-06a-CTLFireability-12 6262085 m, 125290 m/sec, 41023044 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/290 30/32 DLCround-PT-06a-CTLFireability-12 6843241 m, 116231 m/sec, 45068160 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for DLCround-PT-06a-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-06a-CTLFireability-09
lola: time limit : 311 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/311 4/32 DLCround-PT-06a-CTLFireability-09 726396 m, 145279 m/sec, 4745906 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/311 7/32 DLCround-PT-06a-CTLFireability-09 1413519 m, 137424 m/sec, 9067018 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/311 10/32 DLCround-PT-06a-CTLFireability-09 2098609 m, 137018 m/sec, 13136527 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/311 12/32 DLCround-PT-06a-CTLFireability-09 2711477 m, 122573 m/sec, 17099932 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/311 15/32 DLCround-PT-06a-CTLFireability-09 3449154 m, 147535 m/sec, 21422479 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/311 18/32 DLCround-PT-06a-CTLFireability-09 3980125 m, 106194 m/sec, 25894196 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/311 20/32 DLCround-PT-06a-CTLFireability-09 4618566 m, 127688 m/sec, 29780500 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/311 22/32 DLCround-PT-06a-CTLFireability-09 5131008 m, 102488 m/sec, 33319076 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/311 25/32 DLCround-PT-06a-CTLFireability-09 5628311 m, 99460 m/sec, 37337045 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/311 27/32 DLCround-PT-06a-CTLFireability-09 6294510 m, 133239 m/sec, 41067950 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/311 30/32 DLCround-PT-06a-CTLFireability-09 6808243 m, 102746 m/sec, 44496764 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/311 32/32 DLCround-PT-06a-CTLFireability-09 7409120 m, 120175 m/sec, 48661197 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DLCround-PT-06a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-06a-CTLFireability-08
lola: time limit : 336 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/336 5/32 DLCround-PT-06a-CTLFireability-08 976064 m, 195212 m/sec, 5866946 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/336 9/32 DLCround-PT-06a-CTLFireability-08 1906885 m, 186164 m/sec, 11458766 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/336 12/32 DLCround-PT-06a-CTLFireability-08 2751274 m, 168877 m/sec, 16607346 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/336 16/32 DLCround-PT-06a-CTLFireability-08 3602022 m, 170149 m/sec, 21803975 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/336 20/32 DLCround-PT-06a-CTLFireability-08 4449903 m, 169576 m/sec, 26950421 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/336 23/32 DLCround-PT-06a-CTLFireability-08 5308499 m, 171719 m/sec, 32276446 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/336 27/32 DLCround-PT-06a-CTLFireability-08 6154208 m, 169141 m/sec, 37437655 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 41/336 30/32 DLCround-PT-06a-CTLFireability-08 6966352 m, 162428 m/sec, 42471952 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for DLCround-PT-06a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-06a-CTLFireability-07
lola: time limit : 368 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/368 4/32 DLCround-PT-06a-CTLFireability-07 896461 m, 179292 m/sec, 4824996 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/368 7/32 DLCround-PT-06a-CTLFireability-07 1566764 m, 134060 m/sec, 9001418 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/368 10/32 DLCround-PT-06a-CTLFireability-07 2236467 m, 133940 m/sec, 13005642 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/368 13/32 DLCround-PT-06a-CTLFireability-07 2852548 m, 123216 m/sec, 16784279 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/368 16/32 DLCround-PT-06a-CTLFireability-07 3598304 m, 149151 m/sec, 20878659 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/368 18/32 DLCround-PT-06a-CTLFireability-07 4147410 m, 109821 m/sec, 25038519 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/368 21/32 DLCround-PT-06a-CTLFireability-07 4749369 m, 120391 m/sec, 28794144 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/368 23/32 DLCround-PT-06a-CTLFireability-07 5285972 m, 107320 m/sec, 32787378 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/368 27/32 DLCround-PT-06a-CTLFireability-07 6081963 m, 159198 m/sec, 36959797 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/368 29/32 DLCround-PT-06a-CTLFireability-07 6649005 m, 113408 m/sec, 40700587 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/368 31/32 DLCround-PT-06a-CTLFireability-07 7152282 m, 100655 m/sec, 44630597 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for DLCround-PT-06a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-06a-CTLFireability-06
lola: time limit : 406 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/406 3/32 DLCround-PT-06a-CTLFireability-06 636941 m, 127388 m/sec, 5594745 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/406 6/32 DLCround-PT-06a-CTLFireability-06 1202470 m, 113105 m/sec, 10672334 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/406 8/32 DLCround-PT-06a-CTLFireability-06 1752468 m, 109999 m/sec, 15696302 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/406 11/32 DLCround-PT-06a-CTLFireability-06 2339387 m, 117383 m/sec, 20861112 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/406 13/32 DLCround-PT-06a-CTLFireability-06 2867611 m, 105644 m/sec, 25957074 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/406 15/32 DLCround-PT-06a-CTLFireability-06 3360866 m, 98651 m/sec, 30665003 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/406 17/32 DLCround-PT-06a-CTLFireability-06 3885226 m, 104872 m/sec, 35466357 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/406 19/32 DLCround-PT-06a-CTLFireability-06 4388252 m, 100605 m/sec, 40122662 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/406 22/32 DLCround-PT-06a-CTLFireability-06 4921557 m, 106661 m/sec, 45119516 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/406 24/32 DLCround-PT-06a-CTLFireability-06 5430241 m, 101736 m/sec, 50152921 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/406 26/32 DLCround-PT-06a-CTLFireability-06 5893520 m, 92655 m/sec, 54537389 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/406 28/32 DLCround-PT-06a-CTLFireability-06 6304300 m, 82156 m/sec, 58585755 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/406 30/32 DLCround-PT-06a-CTLFireability-06 6779842 m, 95108 m/sec, 63027667 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 70/406 31/32 DLCround-PT-06a-CTLFireability-06 7228840 m, 89799 m/sec, 67559436 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for DLCround-PT-06a-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-06a-CTLFireability-05
lola: time limit : 454 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DLCround-PT-06a-CTLFireability-05
lola: result : false
lola: markings : 24
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-06a-CTLFireability-04
lola: time limit : 529 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/529 3/32 DLCround-PT-06a-CTLFireability-04 593518 m, 118703 m/sec, 5306204 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/529 5/32 DLCround-PT-06a-CTLFireability-04 1123959 m, 106088 m/sec, 10203014 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/529 7/32 DLCround-PT-06a-CTLFireability-04 1610662 m, 97340 m/sec, 14916996 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/529 10/32 DLCround-PT-06a-CTLFireability-04 2151652 m, 108198 m/sec, 19827741 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/529 12/32 DLCround-PT-06a-CTLFireability-04 2600986 m, 89866 m/sec, 24334688 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/529 14/32 DLCround-PT-06a-CTLFireability-04 3063124 m, 92427 m/sec, 28675249 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/529 16/32 DLCround-PT-06a-CTLFireability-04 3520892 m, 91553 m/sec, 32879681 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/529 18/32 DLCround-PT-06a-CTLFireability-04 3979145 m, 91650 m/sec, 37331383 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/529 20/32 DLCround-PT-06a-CTLFireability-04 4481310 m, 100433 m/sec, 41949566 t fired, .

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/529 22/32 DLCround-PT-06a-CTLFireability-04 4935706 m, 90879 m/sec, 46324513 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/529 24/32 DLCround-PT-06a-CTLFireability-04 5367915 m, 86441 m/sec, 50684381 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/529 25/32 DLCround-PT-06a-CTLFireability-04 5824679 m, 91352 m/sec, 54997533 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/529 27/32 DLCround-PT-06a-CTLFireability-04 6264735 m, 88011 m/sec, 59524152 t fired, .

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 70/529 29/32 DLCround-PT-06a-CTLFireability-04 6682723 m, 83597 m/sec, 63471683 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 75/529 31/32 DLCround-PT-06a-CTLFireability-04 7068696 m, 77194 m/sec, 67281829 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for DLCround-PT-06a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-06a-CTLFireability-01
lola: time limit : 619 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/619 4/32 DLCround-PT-06a-CTLFireability-01 738766 m, 147753 m/sec, 5150422 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/619 6/32 DLCround-PT-06a-CTLFireability-01 1373843 m, 127015 m/sec, 9782082 t fired, .

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/619 9/32 DLCround-PT-06a-CTLFireability-01 2029067 m, 131044 m/sec, 14507454 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/619 12/32 DLCround-PT-06a-CTLFireability-01 2598948 m, 113976 m/sec, 19114923 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/619 14/32 DLCround-PT-06a-CTLFireability-01 3209684 m, 122147 m/sec, 23529293 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/619 17/32 DLCround-PT-06a-CTLFireability-01 3801457 m, 118354 m/sec, 28026551 t fired, .

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/619 20/32 DLCround-PT-06a-CTLFireability-01 4454791 m, 130666 m/sec, 32735995 t fired, .

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/619 22/32 DLCround-PT-06a-CTLFireability-01 5008764 m, 110794 m/sec, 37017222 t fired, .

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/619 24/32 DLCround-PT-06a-CTLFireability-01 5527296 m, 103706 m/sec, 41195045 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/619 27/32 DLCround-PT-06a-CTLFireability-01 6080043 m, 110549 m/sec, 45478408 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/619 29/32 DLCround-PT-06a-CTLFireability-01 6624538 m, 108899 m/sec, 49730489 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/619 31/32 DLCround-PT-06a-CTLFireability-01 7227611 m, 120614 m/sec, 54237087 t fired, .

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DLCround-PT-06a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-06a-CTLFireability-00
lola: time limit : 758 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/758 3/32 DLCround-PT-06a-CTLFireability-00 543949 m, 108789 m/sec, 3724367 t fired, .

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/758 5/32 DLCround-PT-06a-CTLFireability-00 1003513 m, 91912 m/sec, 7045188 t fired, .

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/758 7/32 DLCround-PT-06a-CTLFireability-00 1439786 m, 87254 m/sec, 10284069 t fired, .

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/758 9/32 DLCround-PT-06a-CTLFireability-00 1915757 m, 95194 m/sec, 13684348 t fired, .

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/758 11/32 DLCround-PT-06a-CTLFireability-00 2356768 m, 88202 m/sec, 17102146 t fired, .

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/758 12/32 DLCround-PT-06a-CTLFireability-00 2748095 m, 78265 m/sec, 20325860 t fired, .

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/758 14/32 DLCround-PT-06a-CTLFireability-00 3220026 m, 94386 m/sec, 23776968 t fired, .

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/758 16/32 DLCround-PT-06a-CTLFireability-00 3636329 m, 83260 m/sec, 27039381 t fired, .

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/758 18/32 DLCround-PT-06a-CTLFireability-00 4077051 m, 88144 m/sec, 30254266 t fired, .

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/758 20/32 DLCround-PT-06a-CTLFireability-00 4521442 m, 88878 m/sec, 33529347 t fired, .

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/758 22/32 DLCround-PT-06a-CTLFireability-00 4908099 m, 77331 m/sec, 36492532 t fired, .

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/758 23/32 DLCround-PT-06a-CTLFireability-00 5271803 m, 72740 m/sec, 39513317 t fired, .

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/758 25/32 DLCround-PT-06a-CTLFireability-00 5677267 m, 81092 m/sec, 42669765 t fired, .

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/758 26/32 DLCround-PT-06a-CTLFireability-00 6041392 m, 72825 m/sec, 45709111 t fired, .

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 5 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/758 28/32 DLCround-PT-06a-CTLFireability-00 6371775 m, 66076 m/sec, 48472347 t fired, .

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-06a-CTLFireability-00
lola: result : true
lola: markings : 6528788
lola: fired transitions : 49149920
lola: time used : 77.000000
lola: memory pages used : 28
lola: LAUNCH task # 37 (type EXCL) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 985 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DLCround-PT-06a-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-06a-CTLFireability-11
lola: time limit : 1478 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for DLCround-PT-06a-CTLFireability-11
lola: result : false
lola: markings : 19
lola: fired transitions : 235
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-06a-CTLFireability-13
lola: time limit : 2957 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DLCround-PT-06a-CTLFireability-13
lola: result : true
lola: markings : 486
lola: fired transitions : 5221
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-00: CTL true CTL model checker
DLCround-PT-06a-CTLFireability-01: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-02: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-04: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-05: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-06: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-07: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-08: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-09: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-10: CONJ true CONJ
DLCround-PT-06a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-06a-CTLFireability-12: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-06a-CTLFireability-14: CTL unknown AGGR
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 643 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-06a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478600666"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06a.tgz
mv DLCround-PT-06a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;