Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478600649.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-05a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478600649
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 792K
-rw-r--r-- 1 mcc users 8.0K Feb 25 18:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 18:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 25 18:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 18:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 18:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 161K Feb 25 18:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 18:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Feb 25 18:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 259K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-05a-CTLCardinality-00
FORMULA_NAME DLCround-PT-05a-CTLCardinality-01
FORMULA_NAME DLCround-PT-05a-CTLCardinality-02
FORMULA_NAME DLCround-PT-05a-CTLCardinality-03
FORMULA_NAME DLCround-PT-05a-CTLCardinality-04
FORMULA_NAME DLCround-PT-05a-CTLCardinality-05
FORMULA_NAME DLCround-PT-05a-CTLCardinality-06
FORMULA_NAME DLCround-PT-05a-CTLCardinality-07
FORMULA_NAME DLCround-PT-05a-CTLCardinality-08
FORMULA_NAME DLCround-PT-05a-CTLCardinality-09
FORMULA_NAME DLCround-PT-05a-CTLCardinality-10
FORMULA_NAME DLCround-PT-05a-CTLCardinality-11
FORMULA_NAME DLCround-PT-05a-CTLCardinality-12
FORMULA_NAME DLCround-PT-05a-CTLCardinality-13
FORMULA_NAME DLCround-PT-05a-CTLCardinality-14
FORMULA_NAME DLCround-PT-05a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678272521879

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-05a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 10:48:43] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 10:48:43] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 10:48:43] [INFO ] Load time of PNML (sax parser for PT used): 77 ms
[2023-03-08 10:48:43] [INFO ] Transformed 167 places.
[2023-03-08 10:48:43] [INFO ] Transformed 1055 transitions.
[2023-03-08 10:48:43] [INFO ] Found NUPN structural information;
[2023-03-08 10:48:43] [INFO ] Parsed PT model containing 167 places and 1055 transitions and 3985 arcs in 147 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 12 ms.
Initial state reduction rules removed 2 formulas.
Ensure Unique test removed 112 transitions
Reduce redundant transitions removed 112 transitions.
FORMULA DLCround-PT-05a-CTLCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-05a-CTLCardinality-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 83 out of 167 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 167/167 places, 943/943 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 162 transition count 900
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 162 transition count 900
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 12 place count 162 transition count 898
Drop transitions removed 300 transitions
Redundant transition composition rules discarded 300 transitions
Iterating global reduction 1 with 300 rules applied. Total rules applied 312 place count 162 transition count 598
Applied a total of 312 rules in 47 ms. Remains 162 /167 variables (removed 5) and now considering 598/943 (removed 345) transitions.
[2023-03-08 10:48:43] [INFO ] Flow matrix only has 131 transitions (discarded 467 similar events)
// Phase 1: matrix 131 rows 162 cols
[2023-03-08 10:48:43] [INFO ] Computed 88 place invariants in 8 ms
[2023-03-08 10:48:43] [INFO ] Implicit Places using invariants in 347 ms returned [84, 85, 86, 87, 88, 89, 90, 91, 94, 95, 96, 97, 101, 102, 103, 104, 106, 107, 108, 109, 110, 115, 117, 118, 120, 121, 122, 124, 132, 134, 137, 138, 139, 143, 144, 145, 146, 149, 150, 154, 160]
Discarding 41 places :
Ensure Unique test removed 188 transitions
Reduce isomorphic transitions removed 188 transitions.
Implicit Place search using SMT only with invariants took 373 ms to find 41 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 121/167 places, 410/943 transitions.
Drop transitions removed 233 transitions
Redundant transition composition rules discarded 233 transitions
Iterating global reduction 0 with 233 rules applied. Total rules applied 233 place count 121 transition count 177
Applied a total of 233 rules in 4 ms. Remains 121 /121 variables (removed 0) and now considering 177/410 (removed 233) transitions.
[2023-03-08 10:48:43] [INFO ] Flow matrix only has 131 transitions (discarded 46 similar events)
// Phase 1: matrix 131 rows 121 cols
[2023-03-08 10:48:43] [INFO ] Computed 47 place invariants in 1 ms
[2023-03-08 10:48:43] [INFO ] Implicit Places using invariants in 36 ms returned []
[2023-03-08 10:48:43] [INFO ] Flow matrix only has 131 transitions (discarded 46 similar events)
[2023-03-08 10:48:43] [INFO ] Invariant cache hit.
[2023-03-08 10:48:44] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 10:48:44] [INFO ] Implicit Places using invariants and state equation in 67 ms returned []
Implicit Place search using SMT with State Equation took 105 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 121/167 places, 177/943 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 529 ms. Remains : 121/167 places, 177/943 transitions.
Support contains 83 out of 121 places after structural reductions.
[2023-03-08 10:48:44] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-08 10:48:44] [INFO ] Flatten gal took : 30 ms
[2023-03-08 10:48:44] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA DLCround-PT-05a-CTLCardinality-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-05a-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 10:48:44] [INFO ] Flatten gal took : 12 ms
[2023-03-08 10:48:44] [INFO ] Input system was already deterministic with 177 transitions.
Support contains 69 out of 121 places (down from 83) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 420 ms. (steps per millisecond=23 ) properties (out of 49) seen :43
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
[2023-03-08 10:48:44] [INFO ] Flow matrix only has 131 transitions (discarded 46 similar events)
[2023-03-08 10:48:44] [INFO ] Invariant cache hit.
[2023-03-08 10:48:44] [INFO ] After 75ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-08 10:48:44] [INFO ] [Nat]Absence check using 47 positive place invariants in 6 ms returned sat
[2023-03-08 10:48:44] [INFO ] After 52ms SMT Verify possible using all constraints in natural domain returned unsat :6 sat :0
Fused 6 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 6 atomic propositions for a total of 9 simplifications.
FORMULA DLCround-PT-05a-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 10:48:44] [INFO ] Flatten gal took : 12 ms
[2023-03-08 10:48:44] [INFO ] Flatten gal took : 8 ms
[2023-03-08 10:48:44] [INFO ] Input system was already deterministic with 177 transitions.
Support contains 57 out of 121 places (down from 59) after GAL structural reductions.
Computed a total of 38 stabilizing places and 1 stable transitions
Graph (complete) has 223 edges and 121 vertex of which 84 are kept as prefixes of interest. Removing 37 places using SCC suffix rule.1 ms
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 31 places and 0 transitions.
Iterating post reduction 0 with 31 rules applied. Total rules applied 31 place count 90 transition count 177
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 40 place count 81 transition count 159
Iterating global reduction 1 with 9 rules applied. Total rules applied 49 place count 81 transition count 159
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 51 place count 81 transition count 157
Applied a total of 51 rules in 3 ms. Remains 81 /121 variables (removed 40) and now considering 157/177 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 81/121 places, 157/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 157 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 0 with 37 rules applied. Total rules applied 37 place count 84 transition count 177
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 52 place count 69 transition count 147
Iterating global reduction 1 with 15 rules applied. Total rules applied 67 place count 69 transition count 147
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 69 place count 69 transition count 145
Applied a total of 69 rules in 3 ms. Remains 69 /121 variables (removed 52) and now considering 145/177 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 69/121 places, 145/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 8 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 145 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 0 with 37 rules applied. Total rules applied 37 place count 84 transition count 177
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 52 place count 69 transition count 147
Iterating global reduction 1 with 15 rules applied. Total rules applied 67 place count 69 transition count 147
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 69 place count 69 transition count 145
Applied a total of 69 rules in 4 ms. Remains 69 /121 variables (removed 52) and now considering 145/177 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 69/121 places, 145/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 145 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 85 transition count 177
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 50 place count 71 transition count 149
Iterating global reduction 1 with 14 rules applied. Total rules applied 64 place count 71 transition count 149
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 66 place count 71 transition count 147
Applied a total of 66 rules in 3 ms. Remains 71 /121 variables (removed 50) and now considering 147/177 (removed 30) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 71/121 places, 147/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 5 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 147 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 0 with 37 rules applied. Total rules applied 37 place count 84 transition count 177
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 50 place count 71 transition count 151
Iterating global reduction 1 with 13 rules applied. Total rules applied 63 place count 71 transition count 151
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 64 place count 71 transition count 150
Applied a total of 64 rules in 3 ms. Remains 71 /121 variables (removed 50) and now considering 150/177 (removed 27) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 71/121 places, 150/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 150 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 0 with 37 rules applied. Total rules applied 37 place count 84 transition count 177
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 52 place count 69 transition count 147
Iterating global reduction 1 with 15 rules applied. Total rules applied 67 place count 69 transition count 147
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 69 place count 69 transition count 145
Applied a total of 69 rules in 2 ms. Remains 69 /121 variables (removed 52) and now considering 145/177 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 69/121 places, 145/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 145 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 33 places and 0 transitions.
Iterating post reduction 0 with 33 rules applied. Total rules applied 33 place count 88 transition count 177
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 47 place count 74 transition count 149
Iterating global reduction 1 with 14 rules applied. Total rules applied 61 place count 74 transition count 149
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 63 place count 74 transition count 147
Applied a total of 63 rules in 3 ms. Remains 74 /121 variables (removed 47) and now considering 147/177 (removed 30) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 74/121 places, 147/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 9 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 147 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Graph (trivial) has 152 edges and 121 vertex of which 67 / 121 are part of one of the 10 SCC in 3 ms
Free SCC test removed 57 places
Ensure Unique test removed 130 transitions
Reduce isomorphic transitions removed 130 transitions.
Graph (complete) has 93 edges and 64 vertex of which 30 are kept as prefixes of interest. Removing 34 places using SCC suffix rule.1 ms
Discarding 34 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 30 transition count 46
Reduce places removed 1 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 5 rules applied. Total rules applied 8 place count 29 transition count 42
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 15 place count 25 transition count 39
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 17 place count 23 transition count 37
Iterating global reduction 3 with 2 rules applied. Total rules applied 19 place count 23 transition count 37
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 21 place count 23 transition count 35
Applied a total of 21 rules in 12 ms. Remains 23 /121 variables (removed 98) and now considering 35/177 (removed 142) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 23/121 places, 35/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 1 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 35 places and 0 transitions.
Iterating post reduction 0 with 35 rules applied. Total rules applied 35 place count 86 transition count 177
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 48 place count 73 transition count 151
Iterating global reduction 1 with 13 rules applied. Total rules applied 61 place count 73 transition count 151
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 63 place count 73 transition count 149
Applied a total of 63 rules in 2 ms. Remains 73 /121 variables (removed 48) and now considering 149/177 (removed 28) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 73/121 places, 149/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 149 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 31 places and 0 transitions.
Iterating post reduction 0 with 31 rules applied. Total rules applied 31 place count 90 transition count 177
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 44 place count 77 transition count 151
Iterating global reduction 1 with 13 rules applied. Total rules applied 57 place count 77 transition count 151
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 59 place count 77 transition count 149
Applied a total of 59 rules in 2 ms. Remains 77 /121 variables (removed 44) and now considering 149/177 (removed 28) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 77/121 places, 149/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 149 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 177/177 transitions.
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 0 with 37 rules applied. Total rules applied 37 place count 84 transition count 177
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 52 place count 69 transition count 147
Iterating global reduction 1 with 15 rules applied. Total rules applied 67 place count 69 transition count 147
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 69 place count 69 transition count 145
Applied a total of 69 rules in 1 ms. Remains 69 /121 variables (removed 52) and now considering 145/177 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 69/121 places, 145/177 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 4 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 3 ms
[2023-03-08 10:48:45] [INFO ] Input system was already deterministic with 145 transitions.
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 6 ms
[2023-03-08 10:48:45] [INFO ] Flatten gal took : 6 ms
[2023-03-08 10:48:45] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-08 10:48:45] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 121 places, 177 transitions and 400 arcs took 0 ms.
Total runtime 2016 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-05a
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374

FORMULA DLCround-PT-05a-CTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-05a-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-05a-CTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-05a-CTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-05a-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-05a-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-05a-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-05a-CTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-05a-CTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 13238592 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16101824 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 3 (type EXCL) for 0 DLCround-PT-05a-CTLCardinality-00
lola: time limit : 97 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for DLCround-PT-05a-CTLCardinality-00
lola: result : true
lola: markings : 7
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:737
lola: rewrite Frontend/Parser/formula_rewrite.k:693
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH INITIAL
lola: LAUNCH task # 83 (type CNST) for 82 DLCround-PT-05a-CTLCardinality-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 83 (type CNST) for DLCround-PT-05a-CTLCardinality-14
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-05a-CTLCardinality-05
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 86 (type FNDP) for 45 DLCround-PT-05a-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 45 DLCround-PT-05a-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 45 DLCround-PT-05a-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 89 (type SRCH) for DLCround-PT-05a-CTLCardinality-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 86 (type FNDP) for DLCround-PT-05a-CTLCardinality-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 87 (type EQUN) for DLCround-PT-05a-CTLCardinality-11 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 87 (type EQUN) for DLCround-PT-05a-CTLCardinality-11
lola: result : unknown
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 30 DLCround-PT-05a-CTLCardinality-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 40 (type CNST) for 39 DLCround-PT-05a-CTLCardinality-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 31 (type CNST) for DLCround-PT-05a-CTLCardinality-03
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 40 (type CNST) for DLCround-PT-05a-CTLCardinality-08
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 91 (type FNDP) for 64 DLCround-PT-05a-CTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type EQUN) for 64 DLCround-PT-05a-CTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SRCH) for 64 DLCround-PT-05a-CTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 94 (type SRCH) for DLCround-PT-05a-CTLCardinality-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 91 (type FNDP) for DLCround-PT-05a-CTLCardinality-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 92 (type EQUN) for DLCround-PT-05a-CTLCardinality-12 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 92 (type EQUN) for DLCround-PT-05a-CTLCardinality-12
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 96 (type FNDP) for 45 DLCround-PT-05a-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type EQUN) for 45 DLCround-PT-05a-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SRCH) for 45 DLCround-PT-05a-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 99 (type SRCH) for DLCround-PT-05a-CTLCardinality-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 96 (type FNDP) for DLCround-PT-05a-CTLCardinality-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 97 (type EQUN) for DLCround-PT-05a-CTLCardinality-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/374/CTLCardinality-97.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 97 (type EQUN) for DLCround-PT-05a-CTLCardinality-11
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/400 5/32 DLCround-PT-05a-CTLCardinality-05 942409 m, 188481 m/sec, 5268358 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/400 8/32 DLCround-PT-05a-CTLCardinality-05 1812817 m, 174081 m/sec, 10183877 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/400 12/32 DLCround-PT-05a-CTLCardinality-05 2635035 m, 164443 m/sec, 14919511 t fired, .

Time elapsed: 15 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/400 16/32 DLCround-PT-05a-CTLCardinality-05 3477559 m, 168504 m/sec, 19539478 t fired, .

Time elapsed: 20 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/400 19/32 DLCround-PT-05a-CTLCardinality-05 4269140 m, 158316 m/sec, 24032044 t fired, .

Time elapsed: 25 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/400 22/32 DLCround-PT-05a-CTLCardinality-05 5049758 m, 156123 m/sec, 28429779 t fired, .

Time elapsed: 30 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/400 26/32 DLCround-PT-05a-CTLCardinality-05 5829301 m, 155908 m/sec, 32799844 t fired, .

Time elapsed: 35 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/400 29/32 DLCround-PT-05a-CTLCardinality-05 6582596 m, 150659 m/sec, 37071083 t fired, .

Time elapsed: 40 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/400 32/32 DLCround-PT-05a-CTLCardinality-05 7368399 m, 157160 m/sec, 41391577 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-05a-CTLCardinality-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 2 0 0 7 0 0 2
DLCround-PT-05a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 80 (type EXCL) for 79 DLCround-PT-05a-CTLCardinality-13
lola: time limit : 443 sec
lola: memory limit: 32 pages
lola: FINISHED task # 80 (type EXCL) for DLCround-PT-05a-CTLCardinality-13
lola: result : true
lola: markings : 2
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 71 (type EXCL) for 64 DLCround-PT-05a-CTLCardinality-12
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type EXCL) for DLCround-PT-05a-CTLCardinality-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 DLCround-PT-05a-CTLCardinality-09
lola: time limit : 591 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/591 4/32 DLCround-PT-05a-CTLCardinality-09 673508 m, 134701 m/sec, 4702090 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/591 6/32 DLCround-PT-05a-CTLCardinality-09 1282972 m, 121892 m/sec, 8874521 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/591 9/32 DLCround-PT-05a-CTLCardinality-09 1894831 m, 122371 m/sec, 13181360 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/591 11/32 DLCround-PT-05a-CTLCardinality-09 2486920 m, 118417 m/sec, 17338511 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/591 14/32 DLCround-PT-05a-CTLCardinality-09 3077607 m, 118137 m/sec, 21558090 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/591 16/32 DLCround-PT-05a-CTLCardinality-09 3638359 m, 112150 m/sec, 25664616 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/591 19/32 DLCround-PT-05a-CTLCardinality-09 4201289 m, 112586 m/sec, 29789253 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/591 21/32 DLCround-PT-05a-CTLCardinality-09 4776156 m, 114973 m/sec, 33922341 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/591 24/32 DLCround-PT-05a-CTLCardinality-09 5335933 m, 111955 m/sec, 38018442 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/591 26/32 DLCround-PT-05a-CTLCardinality-09 5877004 m, 108214 m/sec, 42089991 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/591 28/32 DLCround-PT-05a-CTLCardinality-09 6410850 m, 106769 m/sec, 46081660 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/591 31/32 DLCround-PT-05a-CTLCardinality-09 6947988 m, 107427 m/sec, 50107583 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 43 (type EXCL) for DLCround-PT-05a-CTLCardinality-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-01: AFAG 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-11: DISJ 0 2 0 0 11 0 0 3
DLCround-PT-05a-CTLCardinality-12: DISJ 0 1 0 0 8 0 0 2

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-05a-CTLCardinality-06
lola: time limit : 697 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DLCround-PT-05a-CTLCardinality-06
lola: result : false
lola: markings : 75
lola: fired transitions : 110
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-05a-CTLCardinality-01
lola: time limit : 871 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DLCround-PT-05a-CTLCardinality-01
lola: result : true
lola: markings : 2
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 45 DLCround-PT-05a-CTLCardinality-11
lola: time limit : 1161 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for DLCround-PT-05a-CTLCardinality-11
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 45 DLCround-PT-05a-CTLCardinality-11
lola: time limit : 1742 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for DLCround-PT-05a-CTLCardinality-11
lola: result : true
lola: markings : 2
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 64 DLCround-PT-05a-CTLCardinality-12
lola: time limit : 3485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for DLCround-PT-05a-CTLCardinality-12
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-05a-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-05a-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-05a-CTLCardinality-00: DISJ true CTL model checker
DLCround-PT-05a-CTLCardinality-01: AFAG true CTL model checker
DLCround-PT-05a-CTLCardinality-03: INITIAL false preprocessing
DLCround-PT-05a-CTLCardinality-05: CTL unknown AGGR
DLCround-PT-05a-CTLCardinality-06: CTL false CTL model checker
DLCround-PT-05a-CTLCardinality-08: INITIAL true preprocessing
DLCround-PT-05a-CTLCardinality-09: CTL unknown AGGR
DLCround-PT-05a-CTLCardinality-11: DISJ true DISJ
DLCround-PT-05a-CTLCardinality-12: DISJ false DISJ
DLCround-PT-05a-CTLCardinality-13: CTL true CTL model checker
DLCround-PT-05a-CTLCardinality-14: INITIAL false preprocessing


Time elapsed: 3595 secs. Pages in use: 32