Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478500586.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-7a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478500586
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.7M
-rw-r--r-- 1 mcc users 7.8K Feb 25 20:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 20:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 18:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 18:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 03:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 175K Feb 26 03:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 00:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 00:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.2M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-7a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678264763893

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-7a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 08:39:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 08:39:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 08:39:25] [INFO ] Load time of PNML (sax parser for PT used): 500 ms
[2023-03-08 08:39:25] [INFO ] Transformed 2913 places.
[2023-03-08 08:39:25] [INFO ] Transformed 23319 transitions.
[2023-03-08 08:39:25] [INFO ] Found NUPN structural information;
[2023-03-08 08:39:25] [INFO ] Parsed PT model containing 2913 places and 23319 transitions and 92260 arcs in 640 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 14 ms.
Ensure Unique test removed 2519 transitions
Reduce redundant transitions removed 2519 transitions.
Support contains 177 out of 2913 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2913/2913 places, 20800/20800 transitions.
Discarding 212 places :
Symmetric choice reduction at 0 with 212 rule applications. Total rules 212 place count 2701 transition count 18240
Iterating global reduction 0 with 212 rules applied. Total rules applied 424 place count 2701 transition count 18240
Ensure Unique test removed 102 transitions
Reduce isomorphic transitions removed 102 transitions.
Iterating post reduction 0 with 102 rules applied. Total rules applied 526 place count 2701 transition count 18138
Drop transitions removed 6818 transitions
Redundant transition composition rules discarded 6818 transitions
Iterating global reduction 1 with 6818 rules applied. Total rules applied 7344 place count 2701 transition count 11320
Applied a total of 7344 rules in 1717 ms. Remains 2701 /2913 variables (removed 212) and now considering 11320/20800 (removed 9480) transitions.
[2023-03-08 08:39:27] [INFO ] Flow matrix only has 932 transitions (discarded 10388 similar events)
// Phase 1: matrix 932 rows 2701 cols
[2023-03-08 08:39:27] [INFO ] Computed 2171 place invariants in 32 ms
[2023-03-08 08:39:29] [INFO ] Implicit Places using invariants in 1448 ms returned []
Implicit Place search using SMT only with invariants took 1471 ms to find 0 implicit places.
[2023-03-08 08:39:29] [INFO ] Flow matrix only has 932 transitions (discarded 10388 similar events)
[2023-03-08 08:39:29] [INFO ] Invariant cache hit.
[2023-03-08 08:39:43] [INFO ] Dead Transitions using invariants and state equation in 14389 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 2701/2913 places, 11320/20800 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17582 ms. Remains : 2701/2913 places, 11320/20800 transitions.
Support contains 177 out of 2701 places after structural reductions.
[2023-03-08 08:39:44] [INFO ] Flatten gal took : 868 ms
[2023-03-08 08:39:45] [INFO ] Flatten gal took : 675 ms
[2023-03-08 08:39:45] [INFO ] Input system was already deterministic with 11320 transitions.
Support contains 168 out of 2701 places (down from 177) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 791 ms. (steps per millisecond=12 ) properties (out of 76) seen :71
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 315 ms. (steps per millisecond=31 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 312 ms. (steps per millisecond=32 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 332 ms. (steps per millisecond=30 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 312 ms. (steps per millisecond=32 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 333 ms. (steps per millisecond=30 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
[2023-03-08 08:39:48] [INFO ] Flow matrix only has 932 transitions (discarded 10388 similar events)
[2023-03-08 08:39:48] [INFO ] Invariant cache hit.
[2023-03-08 08:39:49] [INFO ] [Real]Absence check using 2171 positive place invariants in 699 ms returned sat
[2023-03-08 08:39:49] [INFO ] After 1196ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:4
[2023-03-08 08:39:50] [INFO ] [Nat]Absence check using 2171 positive place invariants in 669 ms returned sat
[2023-03-08 08:39:52] [INFO ] After 1421ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :4
[2023-03-08 08:39:52] [INFO ] State equation strengthened by 275 read => feed constraints.
[2023-03-08 08:39:53] [INFO ] After 628ms SMT Verify possible using 275 Read/Feed constraints in natural domain returned unsat :1 sat :4
[2023-03-08 08:39:53] [INFO ] After 1474ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :4
Attempting to minimize the solution found.
Minimization took 777 ms.
[2023-03-08 08:39:54] [INFO ] After 4977ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :4
Fused 5 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 81 ms.
Support contains 16 out of 2701 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Graph (trivial) has 790 edges and 2701 vertex of which 248 / 2701 are part of one of the 117 SCC in 6 ms
Free SCC test removed 131 places
Drop transitions removed 3621 transitions
Reduce isomorphic transitions removed 3621 transitions.
Graph (complete) has 9662 edges and 2570 vertex of which 1441 are kept as prefixes of interest. Removing 1129 places using SCC suffix rule.13 ms
Discarding 1129 places :
Also discarding 2461 output transitions
Drop transitions removed 2461 transitions
Drop transitions removed 1396 transitions
Reduce isomorphic transitions removed 1396 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1397 rules applied. Total rules applied 1399 place count 1441 transition count 3841
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 1400 place count 1440 transition count 3841
Discarding 1343 places :
Symmetric choice reduction at 2 with 1343 rule applications. Total rules 2743 place count 97 transition count 300
Iterating global reduction 2 with 1343 rules applied. Total rules applied 4086 place count 97 transition count 300
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 4102 place count 97 transition count 284
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 4120 place count 88 transition count 275
Drop transitions removed 110 transitions
Reduce isomorphic transitions removed 110 transitions.
Graph (complete) has 204 edges and 88 vertex of which 82 are kept as prefixes of interest. Removing 6 places using SCC suffix rule.0 ms
Discarding 6 places :
Also discarding 0 output transitions
Iterating post reduction 3 with 111 rules applied. Total rules applied 4231 place count 82 transition count 165
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 4231 place count 82 transition count 164
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 4233 place count 81 transition count 164
Drop transitions removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 4 with 8 rules applied. Total rules applied 4241 place count 81 transition count 156
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 4241 place count 81 transition count 155
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 4243 place count 80 transition count 155
Discarding 30 places :
Symmetric choice reduction at 5 with 30 rule applications. Total rules 4273 place count 50 transition count 80
Iterating global reduction 5 with 30 rules applied. Total rules applied 4303 place count 50 transition count 80
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 4307 place count 48 transition count 78
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 4311 place count 46 transition count 90
Drop transitions removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 5 with 14 rules applied. Total rules applied 4325 place count 46 transition count 76
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 6 with 8 rules applied. Total rules applied 4333 place count 46 transition count 68
Free-agglomeration rule applied 5 times with reduction of 6 identical transitions.
Iterating global reduction 6 with 5 rules applied. Total rules applied 4338 place count 46 transition count 57
Reduce places removed 5 places and 0 transitions.
Drop transitions removed 6 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 6 with 14 rules applied. Total rules applied 4352 place count 41 transition count 48
Applied a total of 4352 rules in 131 ms. Remains 41 /2701 variables (removed 2660) and now considering 48/11320 (removed 11272) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 131 ms. Remains : 41/2701 places, 48/11320 transitions.
Finished random walk after 142 steps, including 0 resets, run visited all 4 properties in 2 ms. (steps per millisecond=71 )
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-08 08:39:55] [INFO ] Flatten gal took : 624 ms
[2023-03-08 08:39:56] [INFO ] Flatten gal took : 566 ms
[2023-03-08 08:39:56] [INFO ] Input system was already deterministic with 11320 transitions.
Computed a total of 2053 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 2680 transition count 11190
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 2680 transition count 11190
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 49 place count 2680 transition count 11183
Applied a total of 49 rules in 668 ms. Remains 2680 /2701 variables (removed 21) and now considering 11183/11320 (removed 137) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 670 ms. Remains : 2680/2701 places, 11183/11320 transitions.
[2023-03-08 08:39:57] [INFO ] Flatten gal took : 510 ms
[2023-03-08 08:39:58] [INFO ] Flatten gal took : 581 ms
[2023-03-08 08:39:58] [INFO ] Input system was already deterministic with 11183 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 2679 transition count 11188
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 2679 transition count 11188
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 52 place count 2679 transition count 11180
Applied a total of 52 rules in 392 ms. Remains 2679 /2701 variables (removed 22) and now considering 11180/11320 (removed 140) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 394 ms. Remains : 2679/2701 places, 11180/11320 transitions.
[2023-03-08 08:39:59] [INFO ] Flatten gal took : 518 ms
[2023-03-08 08:40:00] [INFO ] Flatten gal took : 513 ms
[2023-03-08 08:40:00] [INFO ] Input system was already deterministic with 11180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 2675 transition count 11172
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 2675 transition count 11172
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 60 place count 2675 transition count 11164
Applied a total of 60 rules in 507 ms. Remains 2675 /2701 variables (removed 26) and now considering 11164/11320 (removed 156) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 509 ms. Remains : 2675/2701 places, 11164/11320 transitions.
[2023-03-08 08:40:01] [INFO ] Flatten gal took : 538 ms
[2023-03-08 08:40:02] [INFO ] Flatten gal took : 528 ms
[2023-03-08 08:40:02] [INFO ] Input system was already deterministic with 11164 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Graph (trivial) has 805 edges and 2701 vertex of which 254 / 2701 are part of one of the 118 SCC in 3 ms
Free SCC test removed 136 places
Ensure Unique test removed 499 transitions
Reduce isomorphic transitions removed 499 transitions.
Drop transitions removed 110 transitions
Trivial Post-agglo rules discarded 110 transitions
Performed 110 trivial Post agglomeration. Transition count delta: 110
Iterating post reduction 0 with 110 rules applied. Total rules applied 111 place count 2565 transition count 10711
Reduce places removed 110 places and 0 transitions.
Iterating post reduction 1 with 110 rules applied. Total rules applied 221 place count 2455 transition count 10711
Discarding 112 places :
Symmetric choice reduction at 2 with 112 rule applications. Total rules 333 place count 2343 transition count 10585
Iterating global reduction 2 with 112 rules applied. Total rules applied 445 place count 2343 transition count 10585
Ensure Unique test removed 1708 transitions
Reduce isomorphic transitions removed 1708 transitions.
Iterating post reduction 2 with 1708 rules applied. Total rules applied 2153 place count 2343 transition count 8877
Performed 123 Post agglomeration using F-continuation condition.Transition count delta: 123
Deduced a syphon composed of 123 places in 1 ms
Reduce places removed 123 places and 0 transitions.
Iterating global reduction 3 with 246 rules applied. Total rules applied 2399 place count 2220 transition count 8754
Ensure Unique test removed 1062 transitions
Reduce isomorphic transitions removed 1062 transitions.
Iterating post reduction 3 with 1062 rules applied. Total rules applied 3461 place count 2220 transition count 7692
Drop transitions removed 4103 transitions
Redundant transition composition rules discarded 4103 transitions
Iterating global reduction 4 with 4103 rules applied. Total rules applied 7564 place count 2220 transition count 3589
Reduce places removed 882 places and 0 transitions.
Iterating post reduction 4 with 882 rules applied. Total rules applied 8446 place count 1338 transition count 3589
Discarding 1137 places :
Symmetric choice reduction at 5 with 1137 rule applications. Total rules 9583 place count 201 transition count 555
Iterating global reduction 5 with 1137 rules applied. Total rules applied 10720 place count 201 transition count 555
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 10736 place count 193 transition count 547
Applied a total of 10736 rules in 934 ms. Remains 193 /2701 variables (removed 2508) and now considering 547/11320 (removed 10773) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 934 ms. Remains : 193/2701 places, 547/11320 transitions.
[2023-03-08 08:40:03] [INFO ] Flatten gal took : 10 ms
[2023-03-08 08:40:03] [INFO ] Flatten gal took : 11 ms
[2023-03-08 08:40:03] [INFO ] Input system was already deterministic with 547 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 2676 transition count 11182
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 2676 transition count 11182
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 57 place count 2676 transition count 11175
Applied a total of 57 rules in 492 ms. Remains 2676 /2701 variables (removed 25) and now considering 11175/11320 (removed 145) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 493 ms. Remains : 2676/2701 places, 11175/11320 transitions.
[2023-03-08 08:40:04] [INFO ] Flatten gal took : 534 ms
[2023-03-08 08:40:05] [INFO ] Flatten gal took : 523 ms
[2023-03-08 08:40:05] [INFO ] Input system was already deterministic with 11175 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 2678 transition count 11186
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 2678 transition count 11186
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 54 place count 2678 transition count 11178
Applied a total of 54 rules in 501 ms. Remains 2678 /2701 variables (removed 23) and now considering 11178/11320 (removed 142) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 502 ms. Remains : 2678/2701 places, 11178/11320 transitions.
[2023-03-08 08:40:06] [INFO ] Flatten gal took : 507 ms
[2023-03-08 08:40:07] [INFO ] Flatten gal took : 563 ms
[2023-03-08 08:40:07] [INFO ] Input system was already deterministic with 11178 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 2677 transition count 11176
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 2677 transition count 11176
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 56 place count 2677 transition count 11168
Applied a total of 56 rules in 496 ms. Remains 2677 /2701 variables (removed 24) and now considering 11168/11320 (removed 152) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 496 ms. Remains : 2677/2701 places, 11168/11320 transitions.
[2023-03-08 08:40:08] [INFO ] Flatten gal took : 504 ms
[2023-03-08 08:40:08] [INFO ] Flatten gal took : 529 ms
[2023-03-08 08:40:09] [INFO ] Input system was already deterministic with 11168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 2678 transition count 11194
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 2678 transition count 11194
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 52 place count 2678 transition count 11188
Applied a total of 52 rules in 551 ms. Remains 2678 /2701 variables (removed 23) and now considering 11188/11320 (removed 132) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 552 ms. Remains : 2678/2701 places, 11188/11320 transitions.
[2023-03-08 08:40:10] [INFO ] Flatten gal took : 570 ms
[2023-03-08 08:40:11] [INFO ] Flatten gal took : 597 ms
[2023-03-08 08:40:11] [INFO ] Input system was already deterministic with 11188 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Graph (trivial) has 805 edges and 2701 vertex of which 256 / 2701 are part of one of the 119 SCC in 1 ms
Free SCC test removed 137 places
Ensure Unique test removed 501 transitions
Reduce isomorphic transitions removed 501 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 2052 places and 0 transitions.
Ensure Unique test removed 10001 transitions
Reduce isomorphic transitions removed 10001 transitions.
Graph (trivial) has 815 edges and 511 vertex of which 509 / 511 are part of one of the 119 SCC in 0 ms
Free SCC test removed 390 places
Iterating post reduction 0 with 12054 rules applied. Total rules applied 12055 place count 121 transition count 817
Reduce places removed 118 places and 0 transitions.
Ensure Unique test removed 812 transitions
Reduce isomorphic transitions removed 812 transitions.
Iterating post reduction 1 with 930 rules applied. Total rules applied 12985 place count 3 transition count 5
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 12986 place count 3 transition count 4
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 12986 place count 3 transition count 3
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 12988 place count 2 transition count 3
Applied a total of 12988 rules in 37 ms. Remains 2 /2701 variables (removed 2699) and now considering 3/11320 (removed 11317) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 2/2701 places, 3/11320 transitions.
[2023-03-08 08:40:11] [INFO ] Flatten gal took : 0 ms
[2023-03-08 08:40:11] [INFO ] Flatten gal took : 0 ms
[2023-03-08 08:40:11] [INFO ] Input system was already deterministic with 3 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA DLCflexbar-PT-7a-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 2675 transition count 11172
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 2675 transition count 11172
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 60 place count 2675 transition count 11164
Applied a total of 60 rules in 594 ms. Remains 2675 /2701 variables (removed 26) and now considering 11164/11320 (removed 156) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 594 ms. Remains : 2675/2701 places, 11164/11320 transitions.
[2023-03-08 08:40:12] [INFO ] Flatten gal took : 522 ms
[2023-03-08 08:40:13] [INFO ] Flatten gal took : 529 ms
[2023-03-08 08:40:13] [INFO ] Input system was already deterministic with 11164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 2678 transition count 11178
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 2678 transition count 11178
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 54 place count 2678 transition count 11170
Applied a total of 54 rules in 480 ms. Remains 2678 /2701 variables (removed 23) and now considering 11170/11320 (removed 150) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 481 ms. Remains : 2678/2701 places, 11170/11320 transitions.
[2023-03-08 08:40:14] [INFO ] Flatten gal took : 501 ms
[2023-03-08 08:40:15] [INFO ] Flatten gal took : 532 ms
[2023-03-08 08:40:15] [INFO ] Input system was already deterministic with 11170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 2677 transition count 11184
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 2677 transition count 11184
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 55 place count 2677 transition count 11177
Applied a total of 55 rules in 485 ms. Remains 2677 /2701 variables (removed 24) and now considering 11177/11320 (removed 143) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 485 ms. Remains : 2677/2701 places, 11177/11320 transitions.
[2023-03-08 08:40:16] [INFO ] Flatten gal took : 500 ms
[2023-03-08 08:40:16] [INFO ] Flatten gal took : 604 ms
[2023-03-08 08:40:17] [INFO ] Input system was already deterministic with 11177 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 2678 transition count 11194
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 2678 transition count 11194
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 52 place count 2678 transition count 11188
Applied a total of 52 rules in 488 ms. Remains 2678 /2701 variables (removed 23) and now considering 11188/11320 (removed 132) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 488 ms. Remains : 2678/2701 places, 11188/11320 transitions.
[2023-03-08 08:40:18] [INFO ] Flatten gal took : 488 ms
[2023-03-08 08:40:18] [INFO ] Flatten gal took : 580 ms
[2023-03-08 08:40:19] [INFO ] Input system was already deterministic with 11188 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 2677 transition count 11176
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 2677 transition count 11176
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 56 place count 2677 transition count 11168
Applied a total of 56 rules in 485 ms. Remains 2677 /2701 variables (removed 24) and now considering 11168/11320 (removed 152) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 485 ms. Remains : 2677/2701 places, 11168/11320 transitions.
[2023-03-08 08:40:20] [INFO ] Flatten gal took : 505 ms
[2023-03-08 08:40:20] [INFO ] Flatten gal took : 579 ms
[2023-03-08 08:40:21] [INFO ] Input system was already deterministic with 11168 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Graph (trivial) has 799 edges and 2701 vertex of which 254 / 2701 are part of one of the 118 SCC in 1 ms
Free SCC test removed 136 places
Ensure Unique test removed 499 transitions
Reduce isomorphic transitions removed 499 transitions.
Drop transitions removed 109 transitions
Trivial Post-agglo rules discarded 109 transitions
Performed 109 trivial Post agglomeration. Transition count delta: 109
Iterating post reduction 0 with 109 rules applied. Total rules applied 110 place count 2565 transition count 10712
Reduce places removed 109 places and 0 transitions.
Iterating post reduction 1 with 109 rules applied. Total rules applied 219 place count 2456 transition count 10712
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 219 place count 2456 transition count 10711
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 221 place count 2455 transition count 10711
Discarding 109 places :
Symmetric choice reduction at 2 with 109 rule applications. Total rules 330 place count 2346 transition count 10590
Iterating global reduction 2 with 109 rules applied. Total rules applied 439 place count 2346 transition count 10590
Ensure Unique test removed 1699 transitions
Reduce isomorphic transitions removed 1699 transitions.
Iterating post reduction 2 with 1699 rules applied. Total rules applied 2138 place count 2346 transition count 8891
Performed 123 Post agglomeration using F-continuation condition.Transition count delta: 123
Deduced a syphon composed of 123 places in 2 ms
Reduce places removed 123 places and 0 transitions.
Iterating global reduction 3 with 246 rules applied. Total rules applied 2384 place count 2223 transition count 8768
Ensure Unique test removed 1062 transitions
Reduce isomorphic transitions removed 1062 transitions.
Iterating post reduction 3 with 1062 rules applied. Total rules applied 3446 place count 2223 transition count 7706
Drop transitions removed 4103 transitions
Redundant transition composition rules discarded 4103 transitions
Iterating global reduction 4 with 4103 rules applied. Total rules applied 7549 place count 2223 transition count 3603
Reduce places removed 873 places and 0 transitions.
Iterating post reduction 4 with 873 rules applied. Total rules applied 8422 place count 1350 transition count 3603
Discarding 1134 places :
Symmetric choice reduction at 5 with 1134 rule applications. Total rules 9556 place count 216 transition count 601
Iterating global reduction 5 with 1134 rules applied. Total rules applied 10690 place count 216 transition count 601
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 10706 place count 208 transition count 593
Applied a total of 10706 rules in 799 ms. Remains 208 /2701 variables (removed 2493) and now considering 593/11320 (removed 10727) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 799 ms. Remains : 208/2701 places, 593/11320 transitions.
[2023-03-08 08:40:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 08:40:21] [INFO ] Flatten gal took : 12 ms
[2023-03-08 08:40:21] [INFO ] Input system was already deterministic with 593 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2701/2701 places, 11320/11320 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 2676 transition count 11174
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 2676 transition count 11174
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 58 place count 2676 transition count 11166
Applied a total of 58 rules in 513 ms. Remains 2676 /2701 variables (removed 25) and now considering 11166/11320 (removed 154) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 513 ms. Remains : 2676/2701 places, 11166/11320 transitions.
[2023-03-08 08:40:23] [INFO ] Flatten gal took : 494 ms
[2023-03-08 08:40:23] [INFO ] Flatten gal took : 541 ms
[2023-03-08 08:40:23] [INFO ] Input system was already deterministic with 11166 transitions.
[2023-03-08 08:40:24] [INFO ] Flatten gal took : 521 ms
[2023-03-08 08:40:25] [INFO ] Flatten gal took : 528 ms
[2023-03-08 08:40:25] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 08:40:25] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2701 places, 11320 transitions and 45834 arcs took 45 ms.
Total runtime 59872 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCflexbar-PT-7a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DLCflexbar-PT-7a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678266169764

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 40 (type EXCL) for 39 DLCflexbar-PT-7a-CTLFireability-14
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 2/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 3185 m, 637 m/sec, 864575 t fired, .

Time elapsed: 56 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 7/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 11187 m, 1600 m/sec, 3016834 t fired, .

Time elapsed: 61 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 12/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 28389 m, 3440 m/sec, 7688940 t fired, .

Time elapsed: 66 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 17/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 58116 m, 5945 m/sec, 15432276 t fired, .

Time elapsed: 71 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 22/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 88372 m, 6051 m/sec, 23254774 t fired, .

Time elapsed: 76 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 27/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 117464 m, 5818 m/sec, 30953640 t fired, .

Time elapsed: 81 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 32/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 146720 m, 5851 m/sec, 38613783 t fired, .

Time elapsed: 86 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 37/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 175580 m, 5772 m/sec, 46250689 t fired, .

Time elapsed: 91 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 42/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 206506 m, 6185 m/sec, 54596194 t fired, .

Time elapsed: 96 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 47/236 1/32 DLCflexbar-PT-7a-CTLFireability-14 237412 m, 6181 m/sec, 62632688 t fired, .

Time elapsed: 101 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 52/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 268178 m, 6153 m/sec, 70602219 t fired, .

Time elapsed: 106 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 57/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 298580 m, 6080 m/sec, 78519504 t fired, .

Time elapsed: 111 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 62/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 327958 m, 5875 m/sec, 86392044 t fired, .

Time elapsed: 116 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 67/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 355338 m, 5476 m/sec, 94418662 t fired, .

Time elapsed: 121 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 72/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 381510 m, 5234 m/sec, 102287887 t fired, .

Time elapsed: 126 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 77/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 406132 m, 4924 m/sec, 110305235 t fired, .

Time elapsed: 131 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 82/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 433445 m, 5462 m/sec, 117995067 t fired, .

Time elapsed: 136 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 87/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 461594 m, 5629 m/sec, 125663560 t fired, .

Time elapsed: 141 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 92/236 2/32 DLCflexbar-PT-7a-CTLFireability-14 489020 m, 5485 m/sec, 133396979 t fired, .

Time elapsed: 146 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 97/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 515524 m, 5300 m/sec, 141071455 t fired, .

Time elapsed: 151 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 102/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 540788 m, 5052 m/sec, 148817380 t fired, .

Time elapsed: 156 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 107/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 568649 m, 5572 m/sec, 156657192 t fired, .

Time elapsed: 161 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 112/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 595355 m, 5341 m/sec, 164260872 t fired, .

Time elapsed: 166 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 117/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 622716 m, 5472 m/sec, 171961434 t fired, .

Time elapsed: 171 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 122/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 648970 m, 5250 m/sec, 179447804 t fired, .

Time elapsed: 176 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 127/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 675343 m, 5274 m/sec, 186970953 t fired, .

Time elapsed: 181 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 132/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 701259 m, 5183 m/sec, 194380302 t fired, .

Time elapsed: 186 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 137/236 3/32 DLCflexbar-PT-7a-CTLFireability-14 726904 m, 5129 m/sec, 201712256 t fired, .

Time elapsed: 191 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 142/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 752037 m, 5026 m/sec, 208979042 t fired, .

Time elapsed: 196 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 147/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 776589 m, 4910 m/sec, 216518364 t fired, .

Time elapsed: 201 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 152/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 804889 m, 5660 m/sec, 224526156 t fired, .

Time elapsed: 206 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 157/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 832701 m, 5562 m/sec, 232399845 t fired, .

Time elapsed: 211 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 162/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 859681 m, 5396 m/sec, 240131301 t fired, .

Time elapsed: 216 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 167/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 887684 m, 5600 m/sec, 247890548 t fired, .

Time elapsed: 221 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 172/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 915048 m, 5472 m/sec, 255541988 t fired, .

Time elapsed: 226 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 177/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 941967 m, 5383 m/sec, 263083666 t fired, .

Time elapsed: 231 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 182/236 4/32 DLCflexbar-PT-7a-CTLFireability-14 968998 m, 5406 m/sec, 270615787 t fired, .

Time elapsed: 236 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 187/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 995515 m, 5303 m/sec, 278082218 t fired, .

Time elapsed: 241 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 192/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 1021836 m, 5264 m/sec, 285684003 t fired, .

Time elapsed: 246 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 197/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 1049571 m, 5547 m/sec, 293547839 t fired, .

Time elapsed: 251 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 202/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 1076748 m, 5435 m/sec, 301276969 t fired, .

Time elapsed: 256 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 207/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 1103554 m, 5361 m/sec, 308910225 t fired, .

Time elapsed: 261 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 212/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 1130149 m, 5319 m/sec, 316588642 t fired, .

Time elapsed: 266 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 217/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 1157558 m, 5481 m/sec, 324162872 t fired, .

Time elapsed: 271 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 222/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 1184042 m, 5296 m/sec, 331686024 t fired, .

Time elapsed: 276 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 227/236 5/32 DLCflexbar-PT-7a-CTLFireability-14 1210488 m, 5289 m/sec, 339258528 t fired, .

Time elapsed: 281 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 232/236 6/32 DLCflexbar-PT-7a-CTLFireability-14 1237895 m, 5481 m/sec, 346871381 t fired, .

Time elapsed: 286 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 40 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-14 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 291 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-7a-CTLFireability-15
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 40 (type EXCL) for 39 DLCflexbar-PT-7a-CTLFireability-14
lola: time limit : 3309 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/3309 1/5 DLCflexbar-PT-7a-CTLFireability-14 28959 m, -241787 m/sec, 7828567 t fired, .
43 CTL EXCL 5/236 1/32 DLCflexbar-PT-7a-CTLFireability-15 4062 m, 812 m/sec, 59981 t fired, .

Time elapsed: 296 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/3309 1/5 DLCflexbar-PT-7a-CTLFireability-14 58029 m, 5814 m/sec, 15409790 t fired, .
43 CTL EXCL 10/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 8991 m, 985 m/sec, 135292 t fired, .

Time elapsed: 301 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/3309 1/5 DLCflexbar-PT-7a-CTLFireability-14 87780 m, 5950 m/sec, 23103902 t fired, .
43 CTL EXCL 15/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 13979 m, 997 m/sec, 211410 t fired, .

Time elapsed: 306 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/3309 1/5 DLCflexbar-PT-7a-CTLFireability-14 116504 m, 5744 m/sec, 30683897 t fired, .
43 CTL EXCL 20/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 18976 m, 999 m/sec, 287377 t fired, .

Time elapsed: 311 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/3309 1/5 DLCflexbar-PT-7a-CTLFireability-14 145233 m, 5745 m/sec, 38222585 t fired, .
43 CTL EXCL 25/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 23982 m, 1001 m/sec, 363589 t fired, .

Time elapsed: 316 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/3309 1/5 DLCflexbar-PT-7a-CTLFireability-14 173597 m, 5672 m/sec, 45708786 t fired, .
43 CTL EXCL 30/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 29002 m, 1004 m/sec, 439728 t fired, .

Time elapsed: 321 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/3309 1/5 DLCflexbar-PT-7a-CTLFireability-14 204172 m, 6115 m/sec, 53979639 t fired, .
43 CTL EXCL 35/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 33981 m, 995 m/sec, 519107 t fired, .

Time elapsed: 326 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/3309 1/5 DLCflexbar-PT-7a-CTLFireability-14 234590 m, 6083 m/sec, 61919675 t fired, .
43 CTL EXCL 40/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 39005 m, 1004 m/sec, 595954 t fired, .

Time elapsed: 331 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 265231 m, 6128 m/sec, 69824687 t fired, .
43 CTL EXCL 45/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 43996 m, 998 m/sec, 672334 t fired, .

Time elapsed: 336 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 295290 m, 6011 m/sec, 77657608 t fired, .
43 CTL EXCL 50/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 48992 m, 999 m/sec, 747425 t fired, .

Time elapsed: 341 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 55/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 324423 m, 5826 m/sec, 85453229 t fired, .
43 CTL EXCL 55/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 54017 m, 1005 m/sec, 823066 t fired, .

Time elapsed: 346 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 60/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 352269 m, 5569 m/sec, 93358139 t fired, .
43 CTL EXCL 60/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 59037 m, 1004 m/sec, 898339 t fired, .

Time elapsed: 351 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 65/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 377710 m, 5088 m/sec, 101276326 t fired, .
43 CTL EXCL 65/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 64048 m, 1002 m/sec, 974333 t fired, .

Time elapsed: 356 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 70/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 402229 m, 4903 m/sec, 109199626 t fired, .
43 CTL EXCL 70/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 69055 m, 1001 m/sec, 1050750 t fired, .

Time elapsed: 361 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 75/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 428994 m, 5353 m/sec, 116864495 t fired, .
43 CTL EXCL 75/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 74065 m, 1002 m/sec, 1126593 t fired, .

Time elapsed: 366 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 80/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 457150 m, 5631 m/sec, 124402601 t fired, .
43 CTL EXCL 80/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 79066 m, 1000 m/sec, 1203961 t fired, .

Time elapsed: 371 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 85/3309 2/5 DLCflexbar-PT-7a-CTLFireability-14 484596 m, 5489 m/sec, 132085851 t fired, .
43 CTL EXCL 85/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 84057 m, 998 m/sec, 1280581 t fired, .

Time elapsed: 376 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 90/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 510535 m, 5187 m/sec, 139527472 t fired, .
43 CTL EXCL 90/220 1/32 DLCflexbar-PT-7a-CTLFireability-15 88960 m, 980 m/sec, 1358536 t fired, .

Time elapsed: 381 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 95/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 534726 m, 4838 m/sec, 146943912 t fired, .
43 CTL EXCL 95/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 93811 m, 970 m/sec, 1434025 t fired, .

Time elapsed: 386 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 100/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 561927 m, 5440 m/sec, 154747030 t fired, .
43 CTL EXCL 100/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 98731 m, 984 m/sec, 1509127 t fired, .

Time elapsed: 391 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 105/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 588423 m, 5299 m/sec, 162322541 t fired, .
43 CTL EXCL 105/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 103637 m, 981 m/sec, 1584758 t fired, .

Time elapsed: 396 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 110/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 615764 m, 5468 m/sec, 169989052 t fired, .
43 CTL EXCL 110/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 108564 m, 985 m/sec, 1657744 t fired, .

Time elapsed: 401 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 115/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 642038 m, 5254 m/sec, 177459478 t fired, .
43 CTL EXCL 115/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 113472 m, 981 m/sec, 1730584 t fired, .

Time elapsed: 406 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 120/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 668304 m, 5253 m/sec, 184954327 t fired, .
43 CTL EXCL 120/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 118397 m, 985 m/sec, 1804061 t fired, .

Time elapsed: 411 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 125/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 693969 m, 5133 m/sec, 192322440 t fired, .
43 CTL EXCL 125/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 123318 m, 984 m/sec, 1879942 t fired, .

Time elapsed: 416 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 130/3309 3/5 DLCflexbar-PT-7a-CTLFireability-14 719839 m, 5174 m/sec, 199688951 t fired, .
43 CTL EXCL 130/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 128249 m, 986 m/sec, 1955506 t fired, .

Time elapsed: 421 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 135/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 745134 m, 5059 m/sec, 206971316 t fired, .
43 CTL EXCL 135/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 133188 m, 987 m/sec, 2030518 t fired, .

Time elapsed: 426 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 140/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 769418 m, 4856 m/sec, 214482482 t fired, .
43 CTL EXCL 140/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 138160 m, 994 m/sec, 2106000 t fired, .

Time elapsed: 431 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 145/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 796868 m, 5490 m/sec, 222253235 t fired, .
43 CTL EXCL 145/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 143063 m, 980 m/sec, 2178120 t fired, .

Time elapsed: 436 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 150/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 824762 m, 5578 m/sec, 230161248 t fired, .
43 CTL EXCL 150/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 147995 m, 986 m/sec, 2251950 t fired, .

Time elapsed: 441 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 155/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 852078 m, 5463 m/sec, 237956610 t fired, .
43 CTL EXCL 155/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 152917 m, 984 m/sec, 2327197 t fired, .

Time elapsed: 446 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 160/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 880008 m, 5586 m/sec, 245771223 t fired, .
43 CTL EXCL 160/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 157906 m, 997 m/sec, 2404101 t fired, .

Time elapsed: 451 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 165/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 908159 m, 5630 m/sec, 253593212 t fired, .
43 CTL EXCL 165/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 162915 m, 1001 m/sec, 2479340 t fired, .

Time elapsed: 456 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 170/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 935518 m, 5471 m/sec, 261281316 t fired, .
43 CTL EXCL 170/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 167920 m, 1001 m/sec, 2554456 t fired, .

Time elapsed: 461 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 175/3309 4/5 DLCflexbar-PT-7a-CTLFireability-14 962789 m, 5454 m/sec, 268871741 t fired, .
43 CTL EXCL 175/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 172852 m, 986 m/sec, 2630452 t fired, .

Time elapsed: 466 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 181/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 989440 m, 5330 m/sec, 276349460 t fired, .
43 CTL EXCL 181/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 177788 m, 987 m/sec, 2704149 t fired, .

Time elapsed: 472 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 186/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 1014964 m, 5104 m/sec, 283742253 t fired, .
43 CTL EXCL 186/220 2/32 DLCflexbar-PT-7a-CTLFireability-15 182720 m, 986 m/sec, 2776410 t fired, .

Time elapsed: 477 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 191/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 1042773 m, 5561 m/sec, 291623454 t fired, .
43 CTL EXCL 191/220 3/32 DLCflexbar-PT-7a-CTLFireability-15 187641 m, 984 m/sec, 2849780 t fired, .

Time elapsed: 482 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 196/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 1070087 m, 5462 m/sec, 299365463 t fired, .
43 CTL EXCL 196/220 3/32 DLCflexbar-PT-7a-CTLFireability-15 192565 m, 984 m/sec, 2924584 t fired, .

Time elapsed: 487 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 201/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 1096824 m, 5347 m/sec, 306989641 t fired, .
43 CTL EXCL 201/220 3/32 DLCflexbar-PT-7a-CTLFireability-15 197511 m, 989 m/sec, 2998022 t fired, .

Time elapsed: 492 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 206/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 1122953 m, 5225 m/sec, 314603964 t fired, .
43 CTL EXCL 206/220 3/32 DLCflexbar-PT-7a-CTLFireability-15 202448 m, 987 m/sec, 3071799 t fired, .

Time elapsed: 497 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 211/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 1150639 m, 5537 m/sec, 322230895 t fired, .
43 CTL EXCL 211/220 3/32 DLCflexbar-PT-7a-CTLFireability-15 207353 m, 981 m/sec, 3144537 t fired, .

Time elapsed: 502 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 216/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 1177409 m, 5354 m/sec, 329701908 t fired, .
43 CTL EXCL 216/220 3/32 DLCflexbar-PT-7a-CTLFireability-15 212252 m, 979 m/sec, 3219627 t fired, .

Time elapsed: 507 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 221/3309 5/5 DLCflexbar-PT-7a-CTLFireability-14 1202884 m, 5095 m/sec, 337099075 t fired, .

Time elapsed: 512 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-7a-CTLFireability-15
lola: time limit : 3088 sec
lola: memory limit: 5 pages
lola: CANCELED task # 40 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/3088 1/5 DLCflexbar-PT-7a-CTLFireability-15 3789 m, -41692 m/sec, 55879 t fired, .

Time elapsed: 517 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 8693 m, 980 m/sec, 130831 t fired, .

Time elapsed: 522 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 13595 m, 980 m/sec, 205605 t fired, .

Time elapsed: 527 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 18539 m, 988 m/sec, 280638 t fired, .

Time elapsed: 532 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 23456 m, 983 m/sec, 355492 t fired, .

Time elapsed: 537 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 28399 m, 988 m/sec, 430347 t fired, .

Time elapsed: 542 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 33286 m, 977 m/sec, 507767 t fired, .

Time elapsed: 547 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 38198 m, 982 m/sec, 583461 t fired, .

Time elapsed: 552 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 43101 m, 980 m/sec, 658450 t fired, .

Time elapsed: 557 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 47992 m, 978 m/sec, 732808 t fired, .

Time elapsed: 562 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 52929 m, 987 m/sec, 806725 t fired, .

Time elapsed: 567 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 57811 m, 976 m/sec, 879924 t fired, .

Time elapsed: 572 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 62749 m, 987 m/sec, 954321 t fired, .

Time elapsed: 577 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 67656 m, 981 m/sec, 1029093 t fired, .

Time elapsed: 582 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 72581 m, 985 m/sec, 1104137 t fired, .

Time elapsed: 587 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 77505 m, 984 m/sec, 1180508 t fired, .

Time elapsed: 592 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 82351 m, 969 m/sec, 1254687 t fired, .

Time elapsed: 597 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 87280 m, 985 m/sec, 1332098 t fired, .

Time elapsed: 602 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 92205 m, 985 m/sec, 1408747 t fired, .

Time elapsed: 607 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 97173 m, 993 m/sec, 1486090 t fired, .

Time elapsed: 612 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 102139 m, 993 m/sec, 1561954 t fired, .

Time elapsed: 617 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 107036 m, 979 m/sec, 1635316 t fired, .

Time elapsed: 622 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 111891 m, 971 m/sec, 1707077 t fired, .

Time elapsed: 627 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 120/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 116805 m, 982 m/sec, 1780381 t fired, .

Time elapsed: 632 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 125/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 121670 m, 973 m/sec, 1854676 t fired, .

Time elapsed: 637 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 130/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 126570 m, 980 m/sec, 1929808 t fired, .

Time elapsed: 642 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 135/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 131483 m, 982 m/sec, 2004290 t fired, .

Time elapsed: 647 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 140/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 136446 m, 992 m/sec, 2080251 t fired, .

Time elapsed: 652 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 145/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 141426 m, 996 m/sec, 2154028 t fired, .

Time elapsed: 657 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 150/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 146372 m, 989 m/sec, 2227148 t fired, .

Time elapsed: 662 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 155/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 151291 m, 983 m/sec, 2302706 t fired, .

Time elapsed: 667 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 160/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 156263 m, 994 m/sec, 2378478 t fired, .

Time elapsed: 672 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 165/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 161229 m, 993 m/sec, 2453799 t fired, .

Time elapsed: 677 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 170/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 166175 m, 989 m/sec, 2528084 t fired, .

Time elapsed: 682 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 175/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 171116 m, 988 m/sec, 2603036 t fired, .

Time elapsed: 687 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 180/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 175891 m, 955 m/sec, 2676009 t fired, .

Time elapsed: 692 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 185/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 180728 m, 967 m/sec, 2747517 t fired, .

Time elapsed: 697 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 190/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 185548 m, 964 m/sec, 2818764 t fired, .

Time elapsed: 702 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 195/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 190330 m, 956 m/sec, 2891080 t fired, .

Time elapsed: 707 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 200/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 195203 m, 974 m/sec, 2963254 t fired, .

Time elapsed: 712 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 205/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 200157 m, 990 m/sec, 3037180 t fired, .

Time elapsed: 717 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 210/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 205073 m, 983 m/sec, 3110686 t fired, .

Time elapsed: 722 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 215/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 210062 m, 997 m/sec, 3186329 t fired, .

Time elapsed: 727 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 220/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 214997 m, 987 m/sec, 3262463 t fired, .

Time elapsed: 732 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 737 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 37 (type EXCL) for 36 DLCflexbar-PT-7a-CTLFireability-13
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-7a-CTLFireability-15
lola: time limit : 2863 sec
lola: memory limit: 5 pages
lola: FINISHED task # 37 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-13
lola: result : true
lola: markings : 3220
lola: fired transitions : 9170
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 2966 m, -42406 m/sec, 43472 t fired, .

Time elapsed: 742 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 8017 m, 1010 m/sec, 120660 t fired, .

Time elapsed: 747 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 14/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 13064 m, 1009 m/sec, 197948 t fired, .

Time elapsed: 752 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 19/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 18091 m, 1005 m/sec, 273977 t fired, .

Time elapsed: 757 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 24/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 23085 m, 998 m/sec, 349760 t fired, .

Time elapsed: 762 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 29/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 28102 m, 1003 m/sec, 425757 t fired, .

Time elapsed: 767 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 34/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 33070 m, 993 m/sec, 504262 t fired, .

Time elapsed: 772 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 39/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 38025 m, 991 m/sec, 580813 t fired, .

Time elapsed: 777 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 44/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 42896 m, 974 m/sec, 655391 t fired, .

Time elapsed: 782 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 49/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 47732 m, 967 m/sec, 728974 t fired, .

Time elapsed: 787 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 54/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 52562 m, 966 m/sec, 801086 t fired, .

Time elapsed: 792 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 59/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 57397 m, 967 m/sec, 873698 t fired, .

Time elapsed: 797 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 64/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 62197 m, 960 m/sec, 945958 t fired, .

Time elapsed: 802 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 69/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 67052 m, 971 m/sec, 1019802 t fired, .

Time elapsed: 807 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 74/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 71821 m, 953 m/sec, 1092505 t fired, .

Time elapsed: 812 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 79/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 76669 m, 969 m/sec, 1167397 t fired, .

Time elapsed: 817 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 84/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 81450 m, 956 m/sec, 1240970 t fired, .

Time elapsed: 822 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 89/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 86332 m, 976 m/sec, 1317607 t fired, .

Time elapsed: 827 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 94/220 1/5 DLCflexbar-PT-7a-CTLFireability-15 91150 m, 963 m/sec, 1392113 t fired, .

Time elapsed: 832 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 99/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 95988 m, 967 m/sec, 1468356 t fired, .

Time elapsed: 837 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 104/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 100756 m, 953 m/sec, 1539943 t fired, .

Time elapsed: 842 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 109/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 105622 m, 973 m/sec, 1614336 t fired, .

Time elapsed: 847 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 114/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 110411 m, 957 m/sec, 1684909 t fired, .

Time elapsed: 852 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 119/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 115286 m, 975 m/sec, 1757880 t fired, .

Time elapsed: 857 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 124/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 120164 m, 975 m/sec, 1831670 t fired, .

Time elapsed: 862 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 129/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 125051 m, 977 m/sec, 1906863 t fired, .

Time elapsed: 867 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 134/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 129956 m, 981 m/sec, 1980855 t fired, .

Time elapsed: 872 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 139/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 134829 m, 974 m/sec, 2055588 t fired, .

Time elapsed: 877 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 144/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 139735 m, 981 m/sec, 2129183 t fired, .

Time elapsed: 882 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 149/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 144633 m, 979 m/sec, 2201241 t fired, .

Time elapsed: 887 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 154/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 149539 m, 981 m/sec, 2276130 t fired, .

Time elapsed: 892 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 159/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 154450 m, 982 m/sec, 2350677 t fired, .

Time elapsed: 897 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 164/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 159376 m, 985 m/sec, 2426058 t fired, .

Time elapsed: 902 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 169/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 164304 m, 985 m/sec, 2500299 t fired, .

Time elapsed: 907 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 174/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 169236 m, 986 m/sec, 2574689 t fired, .

Time elapsed: 912 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 179/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 174126 m, 978 m/sec, 2650116 t fired, .

Time elapsed: 917 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 184/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 179036 m, 982 m/sec, 2722565 t fired, .

Time elapsed: 922 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 189/220 2/5 DLCflexbar-PT-7a-CTLFireability-15 183785 m, 949 m/sec, 2792521 t fired, .

Time elapsed: 927 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 194/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 188535 m, 950 m/sec, 2863454 t fired, .

Time elapsed: 932 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 199/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 193077 m, 908 m/sec, 2932119 t fired, .

Time elapsed: 937 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 204/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 197728 m, 930 m/sec, 3001226 t fired, .

Time elapsed: 942 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 209/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 202609 m, 976 m/sec, 3074035 t fired, .

Time elapsed: 947 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 214/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 207477 m, 973 m/sec, 3146406 t fired, .

Time elapsed: 952 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 219/220 3/5 DLCflexbar-PT-7a-CTLFireability-15 212226 m, 949 m/sec, 3219177 t fired, .

Time elapsed: 957 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 962 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 34 (type EXCL) for 33 DLCflexbar-PT-7a-CTLFireability-12
lola: time limit : 219 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-7a-CTLFireability-15
lola: time limit : 2638 sec
lola: memory limit: 5 pages
lola: FINISHED task # 34 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-12
lola: result : false
lola: markings : 82
lola: fired transitions : 246
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 2849 m, -41875 m/sec, 41686 t fired, .

Time elapsed: 967 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 7770 m, 984 m/sec, 116929 t fired, .

Time elapsed: 972 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 12677 m, 981 m/sec, 191919 t fired, .

Time elapsed: 977 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 17560 m, 976 m/sec, 266022 t fired, .

Time elapsed: 982 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 22325 m, 953 m/sec, 338128 t fired, .

Time elapsed: 987 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 27127 m, 960 m/sec, 411098 t fired, .

Time elapsed: 992 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 31823 m, 939 m/sec, 484457 t fired, .

Time elapsed: 997 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 36581 m, 951 m/sec, 558932 t fired, .

Time elapsed: 1002 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 41374 m, 958 m/sec, 631581 t fired, .

Time elapsed: 1007 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 46079 m, 941 m/sec, 703521 t fired, .

Time elapsed: 1012 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 50888 m, 961 m/sec, 775936 t fired, .

Time elapsed: 1017 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 55700 m, 962 m/sec, 848375 t fired, .

Time elapsed: 1022 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 60329 m, 925 m/sec, 918010 t fired, .

Time elapsed: 1027 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 65114 m, 957 m/sec, 990497 t fired, .

Time elapsed: 1032 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 69992 m, 975 m/sec, 1065370 t fired, .

Time elapsed: 1037 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 74843 m, 970 m/sec, 1138438 t fired, .

Time elapsed: 1042 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 79649 m, 961 m/sec, 1212951 t fired, .

Time elapsed: 1047 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 84528 m, 975 m/sec, 1287942 t fired, .

Time elapsed: 1052 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 89330 m, 960 m/sec, 1364255 t fired, .

Time elapsed: 1057 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 94141 m, 962 m/sec, 1438958 t fired, .

Time elapsed: 1062 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 98835 m, 938 m/sec, 1510852 t fired, .

Time elapsed: 1067 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 103732 m, 979 m/sec, 1586169 t fired, .

Time elapsed: 1072 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 108671 m, 987 m/sec, 1659342 t fired, .

Time elapsed: 1077 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 120/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 113556 m, 977 m/sec, 1731864 t fired, .

Time elapsed: 1082 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 125/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 118314 m, 951 m/sec, 1802799 t fired, .

Time elapsed: 1087 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 130/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 123103 m, 957 m/sec, 1876569 t fired, .

Time elapsed: 1092 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 135/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 127817 m, 942 m/sec, 1948934 t fired, .

Time elapsed: 1097 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 140/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 132517 m, 940 m/sec, 2020182 t fired, .

Time elapsed: 1102 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 145/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 137110 m, 918 m/sec, 2090103 t fired, .

Time elapsed: 1107 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 150/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 141703 m, 918 m/sec, 2158093 t fired, .

Time elapsed: 1112 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 155/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 146320 m, 923 m/sec, 2226433 t fired, .

Time elapsed: 1117 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 160/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 151089 m, 953 m/sec, 2299759 t fired, .

Time elapsed: 1122 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 165/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 155905 m, 963 m/sec, 2373037 t fired, .

Time elapsed: 1127 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 170/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 160846 m, 988 m/sec, 2448064 t fired, .

Time elapsed: 1132 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 175/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 165737 m, 978 m/sec, 2521772 t fired, .

Time elapsed: 1137 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 180/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 170538 m, 960 m/sec, 2594078 t fired, .

Time elapsed: 1142 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 185/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 175434 m, 979 m/sec, 2669310 t fired, .

Time elapsed: 1147 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 190/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 180246 m, 962 m/sec, 2740485 t fired, .

Time elapsed: 1152 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 195/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 184976 m, 946 m/sec, 2810150 t fired, .

Time elapsed: 1157 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 200/219 3/5 DLCflexbar-PT-7a-CTLFireability-15 189718 m, 948 m/sec, 2881718 t fired, .

Time elapsed: 1162 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 205/219 3/5 DLCflexbar-PT-7a-CTLFireability-15 194530 m, 962 m/sec, 2953322 t fired, .

Time elapsed: 1167 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 210/219 3/5 DLCflexbar-PT-7a-CTLFireability-15 199240 m, 942 m/sec, 3023826 t fired, .

Time elapsed: 1172 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 215/219 3/5 DLCflexbar-PT-7a-CTLFireability-15 203994 m, 950 m/sec, 3094531 t fired, .

Time elapsed: 1177 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1182 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 31 (type EXCL) for 30 DLCflexbar-PT-7a-CTLFireability-11
lola: time limit : 219 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-7a-CTLFireability-15
lola: time limit : 2418 sec
lola: memory limit: 5 pages
lola: FINISHED task # 31 (type EXCL) for DLCflexbar-PT-7a-CTLFireability-11
lola: result : true
lola: markings : 7
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 3639 m, -40071 m/sec, 53468 t fired, .

Time elapsed: 1187 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 8299 m, 932 m/sec, 125005 t fired, .

Time elapsed: 1192 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 13060 m, 952 m/sec, 197927 t fired, .

Time elapsed: 1197 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 17837 m, 955 m/sec, 270315 t fired, .

Time elapsed: 1202 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 22489 m, 930 m/sec, 340643 t fired, .

Time elapsed: 1207 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 27236 m, 949 m/sec, 412841 t fired, .

Time elapsed: 1212 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 31868 m, 926 m/sec, 485251 t fired, .

Time elapsed: 1217 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 36568 m, 940 m/sec, 558697 t fired, .

Time elapsed: 1222 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 41297 m, 945 m/sec, 630397 t fired, .

Time elapsed: 1227 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 46013 m, 943 m/sec, 702467 t fired, .

Time elapsed: 1232 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 50818 m, 961 m/sec, 774954 t fired, .

Time elapsed: 1237 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 55524 m, 941 m/sec, 845692 t fired, .

Time elapsed: 1242 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 60209 m, 937 m/sec, 916158 t fired, .

Time elapsed: 1247 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 64933 m, 944 m/sec, 987583 t fired, .

Time elapsed: 1252 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 69774 m, 968 m/sec, 1062042 t fired, .

Time elapsed: 1257 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 74668 m, 978 m/sec, 1135800 t fired, .

Time elapsed: 1262 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 79497 m, 965 m/sec, 1210469 t fired, .

Time elapsed: 1267 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 84211 m, 942 m/sec, 1282984 t fired, .

Time elapsed: 1272 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 88878 m, 933 m/sec, 1357257 t fired, .

Time elapsed: 1277 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/219 1/5 DLCflexbar-PT-7a-CTLFireability-15 93524 m, 929 m/sec, 1429699 t fired, .

Time elapsed: 1282 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 98386 m, 972 m/sec, 1503953 t fired, .

Time elapsed: 1287 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 103242 m, 971 m/sec, 1578701 t fired, .

Time elapsed: 1292 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 108128 m, 977 m/sec, 1651200 t fired, .

Time elapsed: 1297 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 120/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 113045 m, 983 m/sec, 1724399 t fired, .

Time elapsed: 1302 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 128/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 117875 m, 966 m/sec, 1796315 t fired, .

Time elapsed: 1310 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 133/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 120670 m, 559 m/sec, 1839298 t fired, .

Time elapsed: 1315 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 138/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 122645 m, 395 m/sec, 1869315 t fired, .

Time elapsed: 1320 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 145/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 122779 m, 26 m/sec, 1871378 t fired, .

Time elapsed: 1327 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 150/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 123013 m, 46 m/sec, 1875193 t fired, .

Time elapsed: 1332 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-7a-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-7a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-7a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 156/219 2/5 DLCflexbar-PT-7a-CTLFireability-15 123270 m, 51 m/sec, 1879208 t fired, .

Time elapsed: 1338 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 483 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-7a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-7a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478500586"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-7a.tgz
mv DLCflexbar-PT-7a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;