Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478500578.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-6b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478500578
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 8.4K Feb 25 15:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 25 15:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 15:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 15:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 15:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Feb 25 15:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 15:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 25 15:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 9.6M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678262468132

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-6b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 08:01:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 08:01:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 08:01:10] [INFO ] Load time of PNML (sax parser for PT used): 772 ms
[2023-03-08 08:01:10] [INFO ] Transformed 25104 places.
[2023-03-08 08:01:10] [INFO ] Transformed 39112 transitions.
[2023-03-08 08:01:10] [INFO ] Found NUPN structural information;
[2023-03-08 08:01:11] [INFO ] Parsed PT model containing 25104 places and 39112 transitions and 109395 arcs in 2121 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Support contains 151 out of 25104 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 2032 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
// Phase 1: matrix 39112 rows 25104 cols
[2023-03-08 08:01:17] [INFO ] Computed 1492 place invariants in 287 ms
[2023-03-08 08:01:20] [INFO ] Implicit Places using invariants in 4119 ms returned []
Implicit Place search using SMT only with invariants took 4152 ms to find 0 implicit places.
[2023-03-08 08:01:20] [INFO ] Invariant cache hit.
[2023-03-08 08:01:24] [INFO ] Dead Transitions using invariants and state equation in 3346 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9539 ms. Remains : 25104/25104 places, 39112/39112 transitions.
Support contains 151 out of 25104 places after structural reductions.
[2023-03-08 08:01:26] [INFO ] Flatten gal took : 1143 ms
[2023-03-08 08:01:27] [INFO ] Flatten gal took : 901 ms
[2023-03-08 08:01:29] [INFO ] Input system was already deterministic with 39112 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 722 ms. (steps per millisecond=13 ) properties (out of 78) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Interrupted probabilistic random walk after 68955 steps, run timeout after 3001 ms. (steps per millisecond=22 ) properties seen :{}
Probabilistic random walk after 68955 steps, saw 67435 distinct states, run finished after 3003 ms. (steps per millisecond=22 ) properties seen :0
Running SMT prover for 76 properties.
[2023-03-08 08:01:36] [INFO ] Invariant cache hit.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.assertInvariants(DeadlockTester.java:2340)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:618)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-08 08:02:01] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-08 08:02:01] [INFO ] After 25080ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 76 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 145 out of 25104 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22476 edges and 25104 vertex of which 1651 / 25104 are part of one of the 117 SCC in 45 ms
Free SCC test removed 1534 places
Drop transitions removed 1739 transitions
Reduce isomorphic transitions removed 1739 transitions.
Drop transitions removed 11077 transitions
Trivial Post-agglo rules discarded 11077 transitions
Performed 11077 trivial Post agglomeration. Transition count delta: 11077
Iterating post reduction 0 with 11077 rules applied. Total rules applied 11078 place count 23570 transition count 26296
Reduce places removed 11077 places and 0 transitions.
Ensure Unique test removed 263 transitions
Reduce isomorphic transitions removed 263 transitions.
Drop transitions removed 262 transitions
Trivial Post-agglo rules discarded 262 transitions
Performed 262 trivial Post agglomeration. Transition count delta: 262
Iterating post reduction 1 with 11602 rules applied. Total rules applied 22680 place count 12493 transition count 25771
Reduce places removed 262 places and 0 transitions.
Ensure Unique test removed 81 transitions
Reduce isomorphic transitions removed 81 transitions.
Drop transitions removed 81 transitions
Trivial Post-agglo rules discarded 81 transitions
Performed 81 trivial Post agglomeration. Transition count delta: 81
Iterating post reduction 2 with 424 rules applied. Total rules applied 23104 place count 12231 transition count 25609
Reduce places removed 81 places and 0 transitions.
Performed 39 Post agglomeration using F-continuation condition.Transition count delta: 39
Iterating post reduction 3 with 120 rules applied. Total rules applied 23224 place count 12150 transition count 25570
Reduce places removed 39 places and 0 transitions.
Iterating post reduction 4 with 39 rules applied. Total rules applied 23263 place count 12111 transition count 25570
Performed 160 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 160 Pre rules applied. Total rules applied 23263 place count 12111 transition count 25410
Deduced a syphon composed of 160 places in 1073 ms
Reduce places removed 160 places and 0 transitions.
Iterating global reduction 5 with 320 rules applied. Total rules applied 23583 place count 11951 transition count 25410
Discarding 3351 places :
Symmetric choice reduction at 5 with 3351 rule applications. Total rules 26934 place count 8600 transition count 22059
Iterating global reduction 5 with 3351 rules applied. Total rules applied 30285 place count 8600 transition count 22059
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 5 with 16 rules applied. Total rules applied 30301 place count 8600 transition count 22043
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 6 rules applied. Total rules applied 30307 place count 8596 transition count 22041
Performed 1450 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1450 Pre rules applied. Total rules applied 30307 place count 8596 transition count 20591
Deduced a syphon composed of 1450 places in 834 ms
Reduce places removed 1450 places and 0 transitions.
Iterating global reduction 7 with 2900 rules applied. Total rules applied 33207 place count 7146 transition count 20591
Discarding 187 places :
Symmetric choice reduction at 7 with 187 rule applications. Total rules 33394 place count 6959 transition count 16882
Iterating global reduction 7 with 187 rules applied. Total rules applied 33581 place count 6959 transition count 16882
Ensure Unique test removed 160 transitions
Reduce isomorphic transitions removed 160 transitions.
Iterating post reduction 7 with 160 rules applied. Total rules applied 33741 place count 6959 transition count 16722
Performed 1748 Post agglomeration using F-continuation condition with reduction of 6 identical transitions.
Deduced a syphon composed of 1748 places in 5 ms
Reduce places removed 1748 places and 0 transitions.
Iterating global reduction 8 with 3496 rules applied. Total rules applied 37237 place count 5211 transition count 14968
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 37239 place count 5211 transition count 14966
Renaming transitions due to excessive name length > 1024 char.
Discarding 4 places :
Symmetric choice reduction at 9 with 4 rule applications. Total rules 37243 place count 5207 transition count 14602
Iterating global reduction 9 with 4 rules applied. Total rules applied 37247 place count 5207 transition count 14602
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: -718
Deduced a syphon composed of 101 places in 4 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 9 with 202 rules applied. Total rules applied 37449 place count 5106 transition count 15320
Ensure Unique test removed 49 transitions
Reduce isomorphic transitions removed 49 transitions.
Iterating post reduction 9 with 49 rules applied. Total rules applied 37498 place count 5106 transition count 15271
Discarding 49 places :
Symmetric choice reduction at 10 with 49 rule applications. Total rules 37547 place count 5057 transition count 14487
Iterating global reduction 10 with 49 rules applied. Total rules applied 37596 place count 5057 transition count 14487
Ensure Unique test removed 46 transitions
Reduce isomorphic transitions removed 46 transitions.
Iterating post reduction 10 with 46 rules applied. Total rules applied 37642 place count 5057 transition count 14441
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: -679
Deduced a syphon composed of 101 places in 3 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 11 with 202 rules applied. Total rules applied 37844 place count 4956 transition count 15120
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Iterating post reduction 11 with 23 rules applied. Total rules applied 37867 place count 4956 transition count 15097
Discarding 23 places :
Symmetric choice reduction at 12 with 23 rule applications. Total rules 37890 place count 4933 transition count 14729
Iterating global reduction 12 with 23 rules applied. Total rules applied 37913 place count 4933 transition count 14729
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Iterating post reduction 12 with 23 rules applied. Total rules applied 37936 place count 4933 transition count 14706
Performed 83 Post agglomeration using F-continuation condition.Transition count delta: -622
Deduced a syphon composed of 83 places in 4 ms
Reduce places removed 83 places and 0 transitions.
Iterating global reduction 13 with 166 rules applied. Total rules applied 38102 place count 4850 transition count 15328
Drop transitions removed 49 transitions
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 56 transitions.
Iterating post reduction 13 with 56 rules applied. Total rules applied 38158 place count 4850 transition count 15272
Discarding 7 places :
Symmetric choice reduction at 14 with 7 rule applications. Total rules 38165 place count 4843 transition count 15158
Iterating global reduction 14 with 7 rules applied. Total rules applied 38172 place count 4843 transition count 15158
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 14 with 7 rules applied. Total rules applied 38179 place count 4843 transition count 15151
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: -44
Deduced a syphon composed of 7 places in 3 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 15 with 14 rules applied. Total rules applied 38193 place count 4836 transition count 15195
Drop transitions removed 91 transitions
Redundant transition composition rules discarded 91 transitions
Iterating global reduction 15 with 91 rules applied. Total rules applied 38284 place count 4836 transition count 15104
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 3 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 15 with 10 rules applied. Total rules applied 38294 place count 4831 transition count 15099
Discarding 3 places :
Symmetric choice reduction at 15 with 3 rule applications. Total rules 38297 place count 4828 transition count 14820
Iterating global reduction 15 with 3 rules applied. Total rules applied 38300 place count 4828 transition count 14820
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 15 with 2 rules applied. Total rules applied 38302 place count 4828 transition count 14818
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 16 with 1 rules applied. Total rules applied 38303 place count 4828 transition count 14817
Free-agglomeration rule applied 2935 times with reduction of 1540 identical transitions.
Iterating global reduction 16 with 2935 rules applied. Total rules applied 41238 place count 4828 transition count 10342
Reduce places removed 2935 places and 0 transitions.
Drop transitions removed 3501 transitions
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 3524 transitions.
Graph (complete) has 7603 edges and 1893 vertex of which 1731 are kept as prefixes of interest. Removing 162 places using SCC suffix rule.5 ms
Discarding 162 places :
Also discarding 102 output transitions
Drop transitions removed 102 transitions
Iterating post reduction 16 with 6460 rules applied. Total rules applied 47698 place count 1731 transition count 6716
Drop transitions removed 418 transitions
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 427 transitions.
Iterating post reduction 17 with 427 rules applied. Total rules applied 48125 place count 1731 transition count 6289
Discarding 506 places :
Symmetric choice reduction at 18 with 506 rule applications. Total rules 48631 place count 1225 transition count 4635
Iterating global reduction 18 with 506 rules applied. Total rules applied 49137 place count 1225 transition count 4635
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 18 with 1 rules applied. Total rules applied 49138 place count 1225 transition count 4634
Drop transitions removed 85 transitions
Redundant transition composition rules discarded 85 transitions
Iterating global reduction 19 with 85 rules applied. Total rules applied 49223 place count 1225 transition count 4549
Discarding 7 places :
Symmetric choice reduction at 19 with 7 rule applications. Total rules 49230 place count 1218 transition count 4519
Iterating global reduction 19 with 7 rules applied. Total rules applied 49237 place count 1218 transition count 4519
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 19 with 4 rules applied. Total rules applied 49241 place count 1216 transition count 4517
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 19 with 2 rules applied. Total rules applied 49243 place count 1216 transition count 4515
Free-agglomeration rule applied 4 times.
Iterating global reduction 19 with 4 rules applied. Total rules applied 49247 place count 1216 transition count 4511
Reduce places removed 4 places and 0 transitions.
Drop transitions removed 108 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 111 transitions.
Iterating post reduction 19 with 115 rules applied. Total rules applied 49362 place count 1212 transition count 4400
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 20 with 20 rules applied. Total rules applied 49382 place count 1212 transition count 4380
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 20 with 1 rules applied. Total rules applied 49383 place count 1211 transition count 4380
Discarding 5 places :
Symmetric choice reduction at 21 with 5 rule applications. Total rules 49388 place count 1206 transition count 4367
Iterating global reduction 21 with 5 rules applied. Total rules applied 49393 place count 1206 transition count 4367
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -6
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 49395 place count 1205 transition count 4373
Drop transitions removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 21 with 8 rules applied. Total rules applied 49403 place count 1205 transition count 4365
Partial Free-agglomeration rule applied 8 times.
Drop transitions removed 8 transitions
Iterating global reduction 22 with 8 rules applied. Total rules applied 49411 place count 1205 transition count 4365
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 22 with 2 rules applied. Total rules applied 49413 place count 1205 transition count 4363
Discarding 2 places :
Symmetric choice reduction at 22 with 2 rule applications. Total rules 49415 place count 1203 transition count 4361
Iterating global reduction 22 with 2 rules applied. Total rules applied 49417 place count 1203 transition count 4361
Discarding 2 places :
Symmetric choice reduction at 22 with 2 rule applications. Total rules 49419 place count 1201 transition count 4242
Iterating global reduction 22 with 2 rules applied. Total rules applied 49421 place count 1201 transition count 4242
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 22 with 2 rules applied. Total rules applied 49423 place count 1201 transition count 4240
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 22 with 1 rules applied. Total rules applied 49424 place count 1201 transition count 4240
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 22 with 1 rules applied. Total rules applied 49425 place count 1201 transition count 4239
Applied a total of 49425 rules in 15470 ms. Remains 1201 /25104 variables (removed 23903) and now considering 4239/39112 (removed 34873) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15471 ms. Remains : 1201/25104 places, 4239/39112 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 435 ms. (steps per millisecond=22 ) properties (out of 76) seen :72
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-08 08:02:17] [INFO ] Flow matrix only has 1040 transitions (discarded 3199 similar events)
// Phase 1: matrix 1040 rows 1201 cols
[2023-03-08 08:02:17] [INFO ] Computed 847 place invariants in 19 ms
[2023-03-08 08:02:18] [INFO ] [Real]Absence check using 847 positive place invariants in 180 ms returned sat
[2023-03-08 08:02:18] [INFO ] After 1055ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-08 08:02:19] [INFO ] [Nat]Absence check using 847 positive place invariants in 147 ms returned sat
[2023-03-08 08:02:20] [INFO ] After 631ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-08 08:02:20] [INFO ] State equation strengthened by 300 read => feed constraints.
[2023-03-08 08:02:20] [INFO ] After 266ms SMT Verify possible using 300 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-08 08:02:20] [INFO ] After 577ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 205 ms.
[2023-03-08 08:02:20] [INFO ] After 1840ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Fused 3 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 15 ms.
Support contains 18 out of 1201 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1201/1201 places, 4239/4239 transitions.
Graph (trivial) has 259 edges and 1201 vertex of which 18 / 1201 are part of one of the 7 SCC in 1 ms
Free SCC test removed 11 places
Drop transitions removed 18 transitions
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 30 transitions.
Graph (complete) has 4769 edges and 1190 vertex of which 1156 are kept as prefixes of interest. Removing 34 places using SCC suffix rule.1 ms
Discarding 34 places :
Also discarding 26 output transitions
Drop transitions removed 26 transitions
Drop transitions removed 139 transitions
Reduce isomorphic transitions removed 139 transitions.
Drop transitions removed 20 transitions
Trivial Post-agglo rules discarded 20 transitions
Performed 20 trivial Post agglomeration. Transition count delta: 20
Iterating post reduction 0 with 159 rules applied. Total rules applied 161 place count 1156 transition count 4024
Reduce places removed 20 places and 0 transitions.
Iterating post reduction 1 with 20 rules applied. Total rules applied 181 place count 1136 transition count 4024
Performed 33 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 33 Pre rules applied. Total rules applied 181 place count 1136 transition count 3991
Deduced a syphon composed of 33 places in 1 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 247 place count 1103 transition count 3991
Drop transitions removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 2 with 11 rules applied. Total rules applied 258 place count 1103 transition count 3980
Discarding 101 places :
Symmetric choice reduction at 3 with 101 rule applications. Total rules 359 place count 1002 transition count 3398
Iterating global reduction 3 with 101 rules applied. Total rules applied 460 place count 1002 transition count 3398
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 461 place count 1002 transition count 3397
Performed 28 Post agglomeration using F-continuation condition.Transition count delta: 28
Deduced a syphon composed of 28 places in 1 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 4 with 56 rules applied. Total rules applied 517 place count 974 transition count 3369
Drop transitions removed 250 transitions
Reduce isomorphic transitions removed 250 transitions.
Graph (complete) has 3726 edges and 974 vertex of which 900 are kept as prefixes of interest. Removing 74 places using SCC suffix rule.1 ms
Discarding 74 places :
Also discarding 118 output transitions
Drop transitions removed 118 transitions
Iterating post reduction 4 with 251 rules applied. Total rules applied 768 place count 900 transition count 3001
Drop transitions removed 271 transitions
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 283 transitions.
Iterating post reduction 5 with 283 rules applied. Total rules applied 1051 place count 900 transition count 2718
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 5 Pre rules applied. Total rules applied 1051 place count 900 transition count 2713
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 6 with 10 rules applied. Total rules applied 1061 place count 895 transition count 2713
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 6 with 4 rules applied. Total rules applied 1065 place count 895 transition count 2709
Discarding 167 places :
Symmetric choice reduction at 7 with 167 rule applications. Total rules 1232 place count 728 transition count 2122
Iterating global reduction 7 with 167 rules applied. Total rules applied 1399 place count 728 transition count 2122
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 7 with 5 rules applied. Total rules applied 1404 place count 728 transition count 2117
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: -104
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 8 with 20 rules applied. Total rules applied 1424 place count 718 transition count 2221
Drop transitions removed 83 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 84 transitions.
Iterating post reduction 8 with 84 rules applied. Total rules applied 1508 place count 718 transition count 2137
Discarding 5 places :
Symmetric choice reduction at 9 with 5 rule applications. Total rules 1513 place count 713 transition count 2107
Iterating global reduction 9 with 5 rules applied. Total rules applied 1518 place count 713 transition count 2107
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 9 with 42 rules applied. Total rules applied 1560 place count 713 transition count 2065
Drop transitions removed 42 transitions
Redundant transition composition rules discarded 42 transitions
Iterating global reduction 10 with 42 rules applied. Total rules applied 1602 place count 713 transition count 2023
Discarding 6 places :
Symmetric choice reduction at 10 with 6 rule applications. Total rules 1608 place count 707 transition count 1999
Iterating global reduction 10 with 6 rules applied. Total rules applied 1614 place count 707 transition count 1999
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 10 with 10 rules applied. Total rules applied 1624 place count 707 transition count 1989
Discarding 3 places :
Symmetric choice reduction at 11 with 3 rule applications. Total rules 1627 place count 704 transition count 1868
Iterating global reduction 11 with 3 rules applied. Total rules applied 1630 place count 704 transition count 1868
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 11 with 3 rules applied. Total rules applied 1633 place count 704 transition count 1865
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 12 with 6 rules applied. Total rules applied 1639 place count 701 transition count 1862
Discarding 2 places :
Symmetric choice reduction at 12 with 2 rule applications. Total rules 1641 place count 699 transition count 1779
Iterating global reduction 12 with 2 rules applied. Total rules applied 1643 place count 699 transition count 1779
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 12 with 2 rules applied. Total rules applied 1645 place count 699 transition count 1777
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 13 with 3 rules applied. Total rules applied 1648 place count 699 transition count 1774
Discarding 1 places :
Symmetric choice reduction at 13 with 1 rule applications. Total rules 1649 place count 698 transition count 1736
Iterating global reduction 13 with 1 rules applied. Total rules applied 1650 place count 698 transition count 1736
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 13 with 1 rules applied. Total rules applied 1651 place count 698 transition count 1735
Free-agglomeration rule applied 47 times with reduction of 12 identical transitions.
Iterating global reduction 14 with 47 rules applied. Total rules applied 1698 place count 698 transition count 1676
Reduce places removed 47 places and 0 transitions.
Drop transitions removed 406 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 408 transitions.
Graph (complete) has 1965 edges and 651 vertex of which 474 are kept as prefixes of interest. Removing 177 places using SCC suffix rule.1 ms
Discarding 177 places :
Also discarding 155 output transitions
Drop transitions removed 155 transitions
Iterating post reduction 14 with 456 rules applied. Total rules applied 2154 place count 474 transition count 1113
Drop transitions removed 120 transitions
Ensure Unique test removed 41 transitions
Reduce isomorphic transitions removed 161 transitions.
Iterating post reduction 15 with 161 rules applied. Total rules applied 2315 place count 474 transition count 952
Discarding 197 places :
Symmetric choice reduction at 16 with 197 rule applications. Total rules 2512 place count 277 transition count 619
Iterating global reduction 16 with 197 rules applied. Total rules applied 2709 place count 277 transition count 619
Ensure Unique test removed 43 transitions
Reduce isomorphic transitions removed 43 transitions.
Iterating post reduction 16 with 43 rules applied. Total rules applied 2752 place count 277 transition count 576
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -16
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 17 with 8 rules applied. Total rules applied 2760 place count 273 transition count 592
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 17 with 11 rules applied. Total rules applied 2771 place count 273 transition count 581
Applied a total of 2771 rules in 438 ms. Remains 273 /1201 variables (removed 928) and now considering 581/4239 (removed 3658) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 438 ms. Remains : 273/1201 places, 581/4239 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 98 ms. (steps per millisecond=102 ) properties (out of 3) seen :2
Finished Best-First random walk after 8934 steps, including 2 resets, run visited all 1 properties in 24 ms. (steps per millisecond=372 )
[2023-03-08 08:02:22] [INFO ] Flatten gal took : 697 ms
[2023-03-08 08:02:22] [INFO ] Flatten gal took : 763 ms
[2023-03-08 08:02:24] [INFO ] Input system was already deterministic with 39112 transitions.
Computed a total of 6564 stabilizing places and 6564 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22764 edges and 25104 vertex of which 1791 / 25104 are part of one of the 116 SCC in 10 ms
Free SCC test removed 1675 places
Ensure Unique test removed 1774 transitions
Reduce isomorphic transitions removed 1774 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11146 transitions
Trivial Post-agglo rules discarded 11146 transitions
Performed 11146 trivial Post agglomeration. Transition count delta: 11146
Iterating post reduction 0 with 11146 rules applied. Total rules applied 11147 place count 23428 transition count 26191
Reduce places removed 11146 places and 0 transitions.
Ensure Unique test removed 276 transitions
Reduce isomorphic transitions removed 276 transitions.
Drop transitions removed 267 transitions
Trivial Post-agglo rules discarded 267 transitions
Performed 267 trivial Post agglomeration. Transition count delta: 267
Iterating post reduction 1 with 11689 rules applied. Total rules applied 22836 place count 12282 transition count 25648
Reduce places removed 267 places and 0 transitions.
Ensure Unique test removed 84 transitions
Reduce isomorphic transitions removed 84 transitions.
Drop transitions removed 84 transitions
Trivial Post-agglo rules discarded 84 transitions
Performed 84 trivial Post agglomeration. Transition count delta: 84
Iterating post reduction 2 with 435 rules applied. Total rules applied 23271 place count 12015 transition count 25480
Reduce places removed 84 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 3 with 87 rules applied. Total rules applied 23358 place count 11931 transition count 25477
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 23361 place count 11928 transition count 25477
Performed 87 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 87 Pre rules applied. Total rules applied 23361 place count 11928 transition count 25390
Deduced a syphon composed of 87 places in 889 ms
Reduce places removed 87 places and 0 transitions.
Iterating global reduction 5 with 174 rules applied. Total rules applied 23535 place count 11841 transition count 25390
Discarding 3379 places :
Symmetric choice reduction at 5 with 3379 rule applications. Total rules 26914 place count 8462 transition count 22011
Iterating global reduction 5 with 3379 rules applied. Total rules applied 30293 place count 8462 transition count 22011
Performed 1397 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1397 Pre rules applied. Total rules applied 30293 place count 8462 transition count 20614
Deduced a syphon composed of 1397 places in 796 ms
Reduce places removed 1397 places and 0 transitions.
Iterating global reduction 5 with 2794 rules applied. Total rules applied 33087 place count 7065 transition count 20614
Discarding 221 places :
Symmetric choice reduction at 5 with 221 rule applications. Total rules 33308 place count 6844 transition count 14364
Iterating global reduction 5 with 221 rules applied. Total rules applied 33529 place count 6844 transition count 14364
Ensure Unique test removed 183 transitions
Reduce isomorphic transitions removed 183 transitions.
Iterating post reduction 5 with 183 rules applied. Total rules applied 33712 place count 6844 transition count 14181
Performed 1775 Post agglomeration using F-continuation condition.Transition count delta: 1775
Deduced a syphon composed of 1775 places in 2 ms
Reduce places removed 1775 places and 0 transitions.
Iterating global reduction 6 with 3550 rules applied. Total rules applied 37262 place count 5069 transition count 12406
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 6 with 15 rules applied. Total rules applied 37277 place count 5069 transition count 12391
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 6 with 8 rules applied. Total rules applied 37285 place count 5069 transition count 12383
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 7 with 8 rules applied. Total rules applied 37293 place count 5061 transition count 12383
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 37294 place count 5060 transition count 12382
Applied a total of 37294 rules in 9141 ms. Remains 5060 /25104 variables (removed 20044) and now considering 12382/39112 (removed 26730) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9142 ms. Remains : 5060/25104 places, 12382/39112 transitions.
[2023-03-08 08:02:37] [INFO ] Flatten gal took : 254 ms
[2023-03-08 08:02:37] [INFO ] Flatten gal took : 258 ms
[2023-03-08 08:02:38] [INFO ] Input system was already deterministic with 12382 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22768 edges and 25104 vertex of which 1769 / 25104 are part of one of the 117 SCC in 24 ms
Free SCC test removed 1652 places
Ensure Unique test removed 1750 transitions
Reduce isomorphic transitions removed 1750 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11164 transitions
Trivial Post-agglo rules discarded 11164 transitions
Performed 11164 trivial Post agglomeration. Transition count delta: 11164
Iterating post reduction 0 with 11164 rules applied. Total rules applied 11165 place count 23451 transition count 26197
Reduce places removed 11164 places and 0 transitions.
Ensure Unique test removed 274 transitions
Reduce isomorphic transitions removed 274 transitions.
Drop transitions removed 268 transitions
Trivial Post-agglo rules discarded 268 transitions
Performed 268 trivial Post agglomeration. Transition count delta: 268
Iterating post reduction 1 with 11706 rules applied. Total rules applied 22871 place count 12287 transition count 25655
Reduce places removed 268 places and 0 transitions.
Ensure Unique test removed 84 transitions
Reduce isomorphic transitions removed 84 transitions.
Drop transitions removed 84 transitions
Trivial Post-agglo rules discarded 84 transitions
Performed 84 trivial Post agglomeration. Transition count delta: 84
Iterating post reduction 2 with 436 rules applied. Total rules applied 23307 place count 12019 transition count 25487
Reduce places removed 84 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 86 rules applied. Total rules applied 23393 place count 11935 transition count 25485
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 23395 place count 11933 transition count 25485
Performed 87 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 87 Pre rules applied. Total rules applied 23395 place count 11933 transition count 25398
Deduced a syphon composed of 87 places in 885 ms
Reduce places removed 87 places and 0 transitions.
Iterating global reduction 5 with 174 rules applied. Total rules applied 23569 place count 11846 transition count 25398
Discarding 3384 places :
Symmetric choice reduction at 5 with 3384 rule applications. Total rules 26953 place count 8462 transition count 22014
Iterating global reduction 5 with 3384 rules applied. Total rules applied 30337 place count 8462 transition count 22014
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 30339 place count 8462 transition count 22012
Performed 1400 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1400 Pre rules applied. Total rules applied 30339 place count 8462 transition count 20612
Deduced a syphon composed of 1400 places in 780 ms
Reduce places removed 1400 places and 0 transitions.
Iterating global reduction 6 with 2800 rules applied. Total rules applied 33139 place count 7062 transition count 20612
Discarding 222 places :
Symmetric choice reduction at 6 with 222 rule applications. Total rules 33361 place count 6840 transition count 14444
Iterating global reduction 6 with 222 rules applied. Total rules applied 33583 place count 6840 transition count 14444
Ensure Unique test removed 182 transitions
Reduce isomorphic transitions removed 182 transitions.
Iterating post reduction 6 with 182 rules applied. Total rules applied 33765 place count 6840 transition count 14262
Performed 1779 Post agglomeration using F-continuation condition.Transition count delta: 1779
Deduced a syphon composed of 1779 places in 3 ms
Reduce places removed 1779 places and 0 transitions.
Iterating global reduction 7 with 3558 rules applied. Total rules applied 37323 place count 5061 transition count 12483
Renaming transitions due to excessive name length > 1024 char.
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 37324 place count 5060 transition count 12392
Iterating global reduction 7 with 1 rules applied. Total rules applied 37325 place count 5060 transition count 12392
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 7 with 16 rules applied. Total rules applied 37341 place count 5060 transition count 12376
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 7 with 8 rules applied. Total rules applied 37349 place count 5060 transition count 12368
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 37357 place count 5052 transition count 12368
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 9 with 1 rules applied. Total rules applied 37358 place count 5051 transition count 12367
Applied a total of 37358 rules in 9035 ms. Remains 5051 /25104 variables (removed 20053) and now considering 12367/39112 (removed 26745) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9037 ms. Remains : 5051/25104 places, 12367/39112 transitions.
[2023-03-08 08:02:47] [INFO ] Flatten gal took : 229 ms
[2023-03-08 08:02:47] [INFO ] Flatten gal took : 262 ms
[2023-03-08 08:02:48] [INFO ] Input system was already deterministic with 12367 transitions.
Finished random walk after 6647 steps, including 1 resets, run visited all 1 properties in 901 ms. (steps per millisecond=7 )
FORMULA DLCflexbar-PT-6b-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22776 edges and 25104 vertex of which 1792 / 25104 are part of one of the 116 SCC in 8 ms
Free SCC test removed 1676 places
Ensure Unique test removed 1776 transitions
Reduce isomorphic transitions removed 1776 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11153 transitions
Trivial Post-agglo rules discarded 11153 transitions
Performed 11153 trivial Post agglomeration. Transition count delta: 11153
Iterating post reduction 0 with 11153 rules applied. Total rules applied 11154 place count 23427 transition count 26182
Reduce places removed 11153 places and 0 transitions.
Ensure Unique test removed 276 transitions
Reduce isomorphic transitions removed 276 transitions.
Drop transitions removed 268 transitions
Trivial Post-agglo rules discarded 268 transitions
Performed 268 trivial Post agglomeration. Transition count delta: 268
Iterating post reduction 1 with 11697 rules applied. Total rules applied 22851 place count 12274 transition count 25638
Reduce places removed 268 places and 0 transitions.
Ensure Unique test removed 84 transitions
Reduce isomorphic transitions removed 84 transitions.
Drop transitions removed 84 transitions
Trivial Post-agglo rules discarded 84 transitions
Performed 84 trivial Post agglomeration. Transition count delta: 84
Iterating post reduction 2 with 436 rules applied. Total rules applied 23287 place count 12006 transition count 25470
Reduce places removed 84 places and 0 transitions.
Iterating post reduction 3 with 84 rules applied. Total rules applied 23371 place count 11922 transition count 25470
Performed 87 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 87 Pre rules applied. Total rules applied 23371 place count 11922 transition count 25383
Deduced a syphon composed of 87 places in 936 ms
Reduce places removed 87 places and 0 transitions.
Iterating global reduction 4 with 174 rules applied. Total rules applied 23545 place count 11835 transition count 25383
Discarding 3384 places :
Symmetric choice reduction at 4 with 3384 rule applications. Total rules 26929 place count 8451 transition count 21999
Iterating global reduction 4 with 3384 rules applied. Total rules applied 30313 place count 8451 transition count 21999
Performed 1399 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1399 Pre rules applied. Total rules applied 30313 place count 8451 transition count 20600
Deduced a syphon composed of 1399 places in 768 ms
Reduce places removed 1399 places and 0 transitions.
Iterating global reduction 4 with 2798 rules applied. Total rules applied 33111 place count 7052 transition count 20600
Discarding 224 places :
Symmetric choice reduction at 4 with 224 rule applications. Total rules 33335 place count 6828 transition count 14160
Iterating global reduction 4 with 224 rules applied. Total rules applied 33559 place count 6828 transition count 14160
Ensure Unique test removed 184 transitions
Reduce isomorphic transitions removed 184 transitions.
Iterating post reduction 4 with 184 rules applied. Total rules applied 33743 place count 6828 transition count 13976
Performed 1774 Post agglomeration using F-continuation condition.Transition count delta: 1774
Deduced a syphon composed of 1774 places in 2 ms
Reduce places removed 1774 places and 0 transitions.
Iterating global reduction 5 with 3548 rules applied. Total rules applied 37291 place count 5054 transition count 12202
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 5 with 16 rules applied. Total rules applied 37307 place count 5054 transition count 12186
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 5 with 8 rules applied. Total rules applied 37315 place count 5054 transition count 12178
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 6 with 8 rules applied. Total rules applied 37323 place count 5046 transition count 12178
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 37324 place count 5045 transition count 12177
Applied a total of 37324 rules in 8681 ms. Remains 5045 /25104 variables (removed 20059) and now considering 12177/39112 (removed 26935) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8682 ms. Remains : 5045/25104 places, 12177/39112 transitions.
[2023-03-08 08:02:58] [INFO ] Flatten gal took : 225 ms
[2023-03-08 08:02:58] [INFO ] Flatten gal took : 251 ms
[2023-03-08 08:02:59] [INFO ] Input system was already deterministic with 12177 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22777 edges and 25104 vertex of which 1792 / 25104 are part of one of the 116 SCC in 8 ms
Free SCC test removed 1676 places
Ensure Unique test removed 1776 transitions
Reduce isomorphic transitions removed 1776 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11154 transitions
Trivial Post-agglo rules discarded 11154 transitions
Performed 11154 trivial Post agglomeration. Transition count delta: 11154
Iterating post reduction 0 with 11154 rules applied. Total rules applied 11155 place count 23427 transition count 26181
Reduce places removed 11154 places and 0 transitions.
Ensure Unique test removed 276 transitions
Reduce isomorphic transitions removed 276 transitions.
Drop transitions removed 268 transitions
Trivial Post-agglo rules discarded 268 transitions
Performed 268 trivial Post agglomeration. Transition count delta: 268
Iterating post reduction 1 with 11698 rules applied. Total rules applied 22853 place count 12273 transition count 25637
Reduce places removed 268 places and 0 transitions.
Ensure Unique test removed 84 transitions
Reduce isomorphic transitions removed 84 transitions.
Drop transitions removed 84 transitions
Trivial Post-agglo rules discarded 84 transitions
Performed 84 trivial Post agglomeration. Transition count delta: 84
Iterating post reduction 2 with 436 rules applied. Total rules applied 23289 place count 12005 transition count 25469
Reduce places removed 84 places and 0 transitions.
Iterating post reduction 3 with 84 rules applied. Total rules applied 23373 place count 11921 transition count 25469
Performed 84 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 84 Pre rules applied. Total rules applied 23373 place count 11921 transition count 25385
Deduced a syphon composed of 84 places in 931 ms
Reduce places removed 84 places and 0 transitions.
Iterating global reduction 4 with 168 rules applied. Total rules applied 23541 place count 11837 transition count 25385
Discarding 3382 places :
Symmetric choice reduction at 4 with 3382 rule applications. Total rules 26923 place count 8455 transition count 22003
Iterating global reduction 4 with 3382 rules applied. Total rules applied 30305 place count 8455 transition count 22003
Performed 1398 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1398 Pre rules applied. Total rules applied 30305 place count 8455 transition count 20605
Deduced a syphon composed of 1398 places in 763 ms
Reduce places removed 1398 places and 0 transitions.
Iterating global reduction 4 with 2796 rules applied. Total rules applied 33101 place count 7057 transition count 20605
Discarding 224 places :
Symmetric choice reduction at 4 with 224 rule applications. Total rules 33325 place count 6833 transition count 14165
Iterating global reduction 4 with 224 rules applied. Total rules applied 33549 place count 6833 transition count 14165
Ensure Unique test removed 184 transitions
Reduce isomorphic transitions removed 184 transitions.
Iterating post reduction 4 with 184 rules applied. Total rules applied 33733 place count 6833 transition count 13981
Performed 1776 Post agglomeration using F-continuation condition.Transition count delta: 1776
Deduced a syphon composed of 1776 places in 2 ms
Reduce places removed 1776 places and 0 transitions.
Iterating global reduction 5 with 3552 rules applied. Total rules applied 37285 place count 5057 transition count 12205
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 5 with 16 rules applied. Total rules applied 37301 place count 5057 transition count 12189
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 5 with 8 rules applied. Total rules applied 37309 place count 5057 transition count 12181
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 6 with 8 rules applied. Total rules applied 37317 place count 5049 transition count 12181
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 37318 place count 5048 transition count 12180
Applied a total of 37318 rules in 8743 ms. Remains 5048 /25104 variables (removed 20056) and now considering 12180/39112 (removed 26932) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8744 ms. Remains : 5048/25104 places, 12180/39112 transitions.
[2023-03-08 08:03:08] [INFO ] Flatten gal took : 210 ms
[2023-03-08 08:03:08] [INFO ] Flatten gal took : 247 ms
[2023-03-08 08:03:08] [INFO ] Input system was already deterministic with 12180 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22767 edges and 25104 vertex of which 1776 / 25104 are part of one of the 115 SCC in 9 ms
Free SCC test removed 1661 places
Ensure Unique test removed 1760 transitions
Reduce isomorphic transitions removed 1760 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11154 transitions
Trivial Post-agglo rules discarded 11154 transitions
Performed 11154 trivial Post agglomeration. Transition count delta: 11154
Iterating post reduction 0 with 11154 rules applied. Total rules applied 11155 place count 23442 transition count 26197
Reduce places removed 11154 places and 0 transitions.
Ensure Unique test removed 276 transitions
Reduce isomorphic transitions removed 276 transitions.
Drop transitions removed 268 transitions
Trivial Post-agglo rules discarded 268 transitions
Performed 268 trivial Post agglomeration. Transition count delta: 268
Iterating post reduction 1 with 11698 rules applied. Total rules applied 22853 place count 12288 transition count 25653
Reduce places removed 268 places and 0 transitions.
Ensure Unique test removed 84 transitions
Reduce isomorphic transitions removed 84 transitions.
Drop transitions removed 84 transitions
Trivial Post-agglo rules discarded 84 transitions
Performed 84 trivial Post agglomeration. Transition count delta: 84
Iterating post reduction 2 with 436 rules applied. Total rules applied 23289 place count 12020 transition count 25485
Reduce places removed 84 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 3 with 89 rules applied. Total rules applied 23378 place count 11936 transition count 25480
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 4 with 5 rules applied. Total rules applied 23383 place count 11931 transition count 25480
Performed 85 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 85 Pre rules applied. Total rules applied 23383 place count 11931 transition count 25395
Deduced a syphon composed of 85 places in 930 ms
Reduce places removed 85 places and 0 transitions.
Iterating global reduction 5 with 170 rules applied. Total rules applied 23553 place count 11846 transition count 25395
Discarding 3380 places :
Symmetric choice reduction at 5 with 3380 rule applications. Total rules 26933 place count 8466 transition count 22015
Iterating global reduction 5 with 3380 rules applied. Total rules applied 30313 place count 8466 transition count 22015
Performed 1398 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1398 Pre rules applied. Total rules applied 30313 place count 8466 transition count 20617
Deduced a syphon composed of 1398 places in 769 ms
Reduce places removed 1398 places and 0 transitions.
Iterating global reduction 5 with 2796 rules applied. Total rules applied 33109 place count 7068 transition count 20617
Discarding 222 places :
Symmetric choice reduction at 5 with 222 rule applications. Total rules 33331 place count 6846 transition count 14276
Iterating global reduction 5 with 222 rules applied. Total rules applied 33553 place count 6846 transition count 14276
Ensure Unique test removed 183 transitions
Reduce isomorphic transitions removed 183 transitions.
Iterating post reduction 5 with 183 rules applied. Total rules applied 33736 place count 6846 transition count 14093
Performed 1777 Post agglomeration using F-continuation condition.Transition count delta: 1777
Deduced a syphon composed of 1777 places in 3 ms
Reduce places removed 1777 places and 0 transitions.
Iterating global reduction 6 with 3554 rules applied. Total rules applied 37290 place count 5069 transition count 12316
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 6 with 16 rules applied. Total rules applied 37306 place count 5069 transition count 12300
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 6 with 9 rules applied. Total rules applied 37315 place count 5069 transition count 12291
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 7 with 9 rules applied. Total rules applied 37324 place count 5060 transition count 12291
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 37325 place count 5059 transition count 12290
Applied a total of 37325 rules in 8764 ms. Remains 5059 /25104 variables (removed 20045) and now considering 12290/39112 (removed 26822) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8764 ms. Remains : 5059/25104 places, 12290/39112 transitions.
[2023-03-08 08:03:18] [INFO ] Flatten gal took : 222 ms
[2023-03-08 08:03:18] [INFO ] Flatten gal took : 242 ms
[2023-03-08 08:03:18] [INFO ] Input system was already deterministic with 12290 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22777 edges and 25104 vertex of which 1792 / 25104 are part of one of the 116 SCC in 9 ms
Free SCC test removed 1676 places
Ensure Unique test removed 1776 transitions
Reduce isomorphic transitions removed 1776 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11155 transitions
Trivial Post-agglo rules discarded 11155 transitions
Performed 11155 trivial Post agglomeration. Transition count delta: 11155
Iterating post reduction 0 with 11155 rules applied. Total rules applied 11156 place count 23427 transition count 26180
Reduce places removed 11155 places and 0 transitions.
Ensure Unique test removed 276 transitions
Reduce isomorphic transitions removed 276 transitions.
Drop transitions removed 268 transitions
Trivial Post-agglo rules discarded 268 transitions
Performed 268 trivial Post agglomeration. Transition count delta: 268
Iterating post reduction 1 with 11699 rules applied. Total rules applied 22855 place count 12272 transition count 25636
Reduce places removed 268 places and 0 transitions.
Ensure Unique test removed 84 transitions
Reduce isomorphic transitions removed 84 transitions.
Drop transitions removed 84 transitions
Trivial Post-agglo rules discarded 84 transitions
Performed 84 trivial Post agglomeration. Transition count delta: 84
Iterating post reduction 2 with 436 rules applied. Total rules applied 23291 place count 12004 transition count 25468
Reduce places removed 84 places and 0 transitions.
Iterating post reduction 3 with 84 rules applied. Total rules applied 23375 place count 11920 transition count 25468
Performed 84 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 84 Pre rules applied. Total rules applied 23375 place count 11920 transition count 25384
Deduced a syphon composed of 84 places in 914 ms
Reduce places removed 84 places and 0 transitions.
Iterating global reduction 4 with 168 rules applied. Total rules applied 23543 place count 11836 transition count 25384
Discarding 3384 places :
Symmetric choice reduction at 4 with 3384 rule applications. Total rules 26927 place count 8452 transition count 22000
Iterating global reduction 4 with 3384 rules applied. Total rules applied 30311 place count 8452 transition count 22000
Performed 1400 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1400 Pre rules applied. Total rules applied 30311 place count 8452 transition count 20600
Deduced a syphon composed of 1400 places in 781 ms
Reduce places removed 1400 places and 0 transitions.
Iterating global reduction 4 with 2800 rules applied. Total rules applied 33111 place count 7052 transition count 20600
Discarding 222 places :
Symmetric choice reduction at 4 with 222 rule applications. Total rules 33333 place count 6830 transition count 14259
Iterating global reduction 4 with 222 rules applied. Total rules applied 33555 place count 6830 transition count 14259
Ensure Unique test removed 183 transitions
Reduce isomorphic transitions removed 183 transitions.
Iterating post reduction 4 with 183 rules applied. Total rules applied 33738 place count 6830 transition count 14076
Performed 1774 Post agglomeration using F-continuation condition.Transition count delta: 1774
Deduced a syphon composed of 1774 places in 3 ms
Reduce places removed 1774 places and 0 transitions.
Iterating global reduction 5 with 3548 rules applied. Total rules applied 37286 place count 5056 transition count 12302
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 5 with 15 rules applied. Total rules applied 37301 place count 5056 transition count 12287
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 5 with 8 rules applied. Total rules applied 37309 place count 5056 transition count 12279
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 6 with 8 rules applied. Total rules applied 37317 place count 5048 transition count 12279
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 37318 place count 5047 transition count 12278
Applied a total of 37318 rules in 8649 ms. Remains 5047 /25104 variables (removed 20057) and now considering 12278/39112 (removed 26834) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8650 ms. Remains : 5047/25104 places, 12278/39112 transitions.
[2023-03-08 08:03:27] [INFO ] Flatten gal took : 203 ms
[2023-03-08 08:03:27] [INFO ] Flatten gal took : 235 ms
[2023-03-08 08:03:28] [INFO ] Input system was already deterministic with 12278 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22751 edges and 25104 vertex of which 1769 / 25104 are part of one of the 117 SCC in 8 ms
Free SCC test removed 1652 places
Ensure Unique test removed 1750 transitions
Reduce isomorphic transitions removed 1750 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11156 transitions
Trivial Post-agglo rules discarded 11156 transitions
Performed 11156 trivial Post agglomeration. Transition count delta: 11156
Iterating post reduction 0 with 11156 rules applied. Total rules applied 11157 place count 23451 transition count 26205
Reduce places removed 11156 places and 0 transitions.
Ensure Unique test removed 274 transitions
Reduce isomorphic transitions removed 274 transitions.
Drop transitions removed 268 transitions
Trivial Post-agglo rules discarded 268 transitions
Performed 268 trivial Post agglomeration. Transition count delta: 268
Iterating post reduction 1 with 11698 rules applied. Total rules applied 22855 place count 12295 transition count 25663
Reduce places removed 268 places and 0 transitions.
Ensure Unique test removed 84 transitions
Reduce isomorphic transitions removed 84 transitions.
Drop transitions removed 84 transitions
Trivial Post-agglo rules discarded 84 transitions
Performed 84 trivial Post agglomeration. Transition count delta: 84
Iterating post reduction 2 with 436 rules applied. Total rules applied 23291 place count 12027 transition count 25495
Reduce places removed 84 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 3 with 87 rules applied. Total rules applied 23378 place count 11943 transition count 25492
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 23381 place count 11940 transition count 25492
Performed 88 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 88 Pre rules applied. Total rules applied 23381 place count 11940 transition count 25404
Deduced a syphon composed of 88 places in 930 ms
Reduce places removed 88 places and 0 transitions.
Iterating global reduction 5 with 176 rules applied. Total rules applied 23557 place count 11852 transition count 25404
Discarding 3379 places :
Symmetric choice reduction at 5 with 3379 rule applications. Total rules 26936 place count 8473 transition count 22025
Iterating global reduction 5 with 3379 rules applied. Total rules applied 30315 place count 8473 transition count 22025
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 30317 place count 8473 transition count 22023
Performed 1395 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1395 Pre rules applied. Total rules applied 30317 place count 8473 transition count 20628
Deduced a syphon composed of 1395 places in 756 ms
Reduce places removed 1395 places and 0 transitions.
Iterating global reduction 6 with 2790 rules applied. Total rules applied 33107 place count 7078 transition count 20628
Discarding 219 places :
Symmetric choice reduction at 6 with 219 rule applications. Total rules 33326 place count 6859 transition count 14733
Iterating global reduction 6 with 219 rules applied. Total rules applied 33545 place count 6859 transition count 14733
Ensure Unique test removed 182 transitions
Reduce isomorphic transitions removed 182 transitions.
Iterating post reduction 6 with 182 rules applied. Total rules applied 33727 place count 6859 transition count 14551
Performed 1783 Post agglomeration using F-continuation condition.Transition count delta: 1783
Deduced a syphon composed of 1783 places in 3 ms
Reduce places removed 1783 places and 0 transitions.
Iterating global reduction 7 with 3566 rules applied. Total rules applied 37293 place count 5076 transition count 12768
Renaming transitions due to excessive name length > 1024 char.
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 37294 place count 5075 transition count 12677
Iterating global reduction 7 with 1 rules applied. Total rules applied 37295 place count 5075 transition count 12677
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 7 with 16 rules applied. Total rules applied 37311 place count 5075 transition count 12661
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 7 with 8 rules applied. Total rules applied 37319 place count 5075 transition count 12653
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 37327 place count 5067 transition count 12653
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 9 with 1 rules applied. Total rules applied 37328 place count 5066 transition count 12652
Applied a total of 37328 rules in 9002 ms. Remains 5066 /25104 variables (removed 20038) and now considering 12652/39112 (removed 26460) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9002 ms. Remains : 5066/25104 places, 12652/39112 transitions.
[2023-03-08 08:03:37] [INFO ] Flatten gal took : 344 ms
[2023-03-08 08:03:38] [INFO ] Flatten gal took : 324 ms
[2023-03-08 08:03:38] [INFO ] Input system was already deterministic with 12652 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 1771 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1772 ms. Remains : 25104/25104 places, 39112/39112 transitions.
[2023-03-08 08:03:41] [INFO ] Flatten gal took : 656 ms
[2023-03-08 08:03:42] [INFO ] Flatten gal took : 749 ms
[2023-03-08 08:03:43] [INFO ] Input system was already deterministic with 39112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 1745 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1746 ms. Remains : 25104/25104 places, 39112/39112 transitions.
[2023-03-08 08:03:46] [INFO ] Flatten gal took : 664 ms
[2023-03-08 08:03:46] [INFO ] Flatten gal took : 746 ms
[2023-03-08 08:03:48] [INFO ] Input system was already deterministic with 39112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 1805 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1806 ms. Remains : 25104/25104 places, 39112/39112 transitions.
[2023-03-08 08:03:50] [INFO ] Flatten gal took : 705 ms
[2023-03-08 08:03:51] [INFO ] Flatten gal took : 744 ms
[2023-03-08 08:03:53] [INFO ] Input system was already deterministic with 39112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 1776 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1777 ms. Remains : 25104/25104 places, 39112/39112 transitions.
[2023-03-08 08:03:55] [INFO ] Flatten gal took : 669 ms
[2023-03-08 08:03:56] [INFO ] Flatten gal took : 737 ms
[2023-03-08 08:03:57] [INFO ] Input system was already deterministic with 39112 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Graph (trivial) has 22750 edges and 25104 vertex of which 1776 / 25104 are part of one of the 115 SCC in 8 ms
Free SCC test removed 1661 places
Ensure Unique test removed 1760 transitions
Reduce isomorphic transitions removed 1760 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11150 transitions
Trivial Post-agglo rules discarded 11150 transitions
Performed 11150 trivial Post agglomeration. Transition count delta: 11150
Iterating post reduction 0 with 11150 rules applied. Total rules applied 11151 place count 23442 transition count 26201
Reduce places removed 11150 places and 0 transitions.
Ensure Unique test removed 274 transitions
Reduce isomorphic transitions removed 274 transitions.
Drop transitions removed 266 transitions
Trivial Post-agglo rules discarded 266 transitions
Performed 266 trivial Post agglomeration. Transition count delta: 266
Iterating post reduction 1 with 11690 rules applied. Total rules applied 22841 place count 12292 transition count 25661
Reduce places removed 266 places and 0 transitions.
Ensure Unique test removed 83 transitions
Reduce isomorphic transitions removed 83 transitions.
Drop transitions removed 83 transitions
Trivial Post-agglo rules discarded 83 transitions
Performed 83 trivial Post agglomeration. Transition count delta: 83
Iterating post reduction 2 with 432 rules applied. Total rules applied 23273 place count 12026 transition count 25495
Reduce places removed 83 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 84 rules applied. Total rules applied 23357 place count 11943 transition count 25494
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 23358 place count 11942 transition count 25494
Performed 93 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 93 Pre rules applied. Total rules applied 23358 place count 11942 transition count 25401
Deduced a syphon composed of 93 places in 865 ms
Reduce places removed 93 places and 0 transitions.
Iterating global reduction 5 with 186 rules applied. Total rules applied 23544 place count 11849 transition count 25401
Discarding 3386 places :
Symmetric choice reduction at 5 with 3386 rule applications. Total rules 26930 place count 8463 transition count 22015
Iterating global reduction 5 with 3386 rules applied. Total rules applied 30316 place count 8463 transition count 22015
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 5 with 4 rules applied. Total rules applied 30320 place count 8463 transition count 22011
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 30323 place count 8461 transition count 22010
Performed 1397 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1397 Pre rules applied. Total rules applied 30323 place count 8461 transition count 20613
Deduced a syphon composed of 1397 places in 759 ms
Reduce places removed 1397 places and 0 transitions.
Iterating global reduction 7 with 2794 rules applied. Total rules applied 33117 place count 7064 transition count 20613
Discarding 221 places :
Symmetric choice reduction at 7 with 221 rule applications. Total rules 33338 place count 6843 transition count 14280
Iterating global reduction 7 with 221 rules applied. Total rules applied 33559 place count 6843 transition count 14280
Ensure Unique test removed 182 transitions
Reduce isomorphic transitions removed 182 transitions.
Iterating post reduction 7 with 182 rules applied. Total rules applied 33741 place count 6843 transition count 14098
Performed 1775 Post agglomeration using F-continuation condition.Transition count delta: 1775
Deduced a syphon composed of 1775 places in 2 ms
Reduce places removed 1775 places and 0 transitions.
Iterating global reduction 8 with 3550 rules applied. Total rules applied 37291 place count 5068 transition count 12323
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 8 with 16 rules applied. Total rules applied 37307 place count 5068 transition count 12307
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 8 with 9 rules applied. Total rules applied 37316 place count 5068 transition count 12298
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 9 with 9 rules applied. Total rules applied 37325 place count 5059 transition count 12298
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 37326 place count 5058 transition count 12297
Applied a total of 37326 rules in 9179 ms. Remains 5058 /25104 variables (removed 20046) and now considering 12297/39112 (removed 26815) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9179 ms. Remains : 5058/25104 places, 12297/39112 transitions.
[2023-03-08 08:04:07] [INFO ] Flatten gal took : 251 ms
[2023-03-08 08:04:07] [INFO ] Flatten gal took : 280 ms
[2023-03-08 08:04:08] [INFO ] Input system was already deterministic with 12297 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 1891 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1892 ms. Remains : 25104/25104 places, 39112/39112 transitions.
[2023-03-08 08:04:10] [INFO ] Flatten gal took : 664 ms
[2023-03-08 08:04:11] [INFO ] Flatten gal took : 730 ms
[2023-03-08 08:04:13] [INFO ] Input system was already deterministic with 39112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 1871 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1872 ms. Remains : 25104/25104 places, 39112/39112 transitions.
[2023-03-08 08:04:15] [INFO ] Flatten gal took : 659 ms
[2023-03-08 08:04:16] [INFO ] Flatten gal took : 740 ms
[2023-03-08 08:04:17] [INFO ] Input system was already deterministic with 39112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 1929 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1930 ms. Remains : 25104/25104 places, 39112/39112 transitions.
[2023-03-08 08:04:20] [INFO ] Flatten gal took : 660 ms
[2023-03-08 08:04:21] [INFO ] Flatten gal took : 739 ms
[2023-03-08 08:04:22] [INFO ] Input system was already deterministic with 39112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25104/25104 places, 39112/39112 transitions.
Applied a total of 0 rules in 1886 ms. Remains 25104 /25104 variables (removed 0) and now considering 39112/39112 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1887 ms. Remains : 25104/25104 places, 39112/39112 transitions.
[2023-03-08 08:04:25] [INFO ] Flatten gal took : 656 ms
[2023-03-08 08:04:26] [INFO ] Flatten gal took : 735 ms
[2023-03-08 08:04:27] [INFO ] Input system was already deterministic with 39112 transitions.
[2023-03-08 08:04:28] [INFO ] Flatten gal took : 690 ms
[2023-03-08 08:04:29] [INFO ] Flatten gal took : 733 ms
[2023-03-08 08:04:29] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 08:04:29] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 25104 places, 39112 transitions and 109395 arcs took 106 ms.
Total runtime 199836 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCflexbar-PT-6b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

BK_STOP 1678264752235

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 14.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 15.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 98.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 89.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 55.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2035 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2040 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 17.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2045 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2053 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2058 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2063 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2068 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2073 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 31.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2078 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 66 (type EXCL) for 35 DLCflexbar-PT-6b-CTLFireability-10
lola: time limit : 66 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 64 (type FNDP) for 35 DLCflexbar-PT-6b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 35 DLCflexbar-PT-6b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 35 DLCflexbar-PT-6b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 66 (type EXCL) for DLCflexbar-PT-6b-CTLFireability-10
lola: result : true
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 64 (type FNDP) for DLCflexbar-PT-6b-CTLFireability-10 (obsolete)
lola: CANCELED task # 65 (type EQUN) for DLCflexbar-PT-6b-CTLFireability-10 (obsolete)
lola: CANCELED task # 67 (type SRCH) for DLCflexbar-PT-6b-CTLFireability-10 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 64 (type FNDP) for DLCflexbar-PT-6b-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: LAUNCH task # 71 (type EXCL) for 9 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 72 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 9 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type FNDP) for 9 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 9 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type EXCL) for DLCflexbar-PT-6b-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 61 (type FNDP) for DLCflexbar-PT-6b-CTLFireability-04 (obsolete)
lola: CANCELED task # 68 (type EQUN) for DLCflexbar-PT-6b-CTLFireability-04 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 70 (type EXCL) for 9 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 76 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 69 (type EQUN) for 9 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 9 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type FNDP) for DLCflexbar-PT-6b-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 503 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-6b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-6b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478500578"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-6b.tgz
mv DLCflexbar-PT-6b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;