About the Execution of LoLa+red for DLCflexbar-PT-5b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 10042.256 | 965514.00 | 1163325.00 | 1243.30 | TTTFTFTFTFFTFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478500566.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-5b, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478500566
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 7.0M
-rw-r--r-- 1 mcc users 6.4K Feb 25 15:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 25 15:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 25 15:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 15:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 15:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 143K Feb 25 15:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 25 15:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Feb 25 15:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.5M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-00
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-01
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-02
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-03
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-04
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-05
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-06
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-07
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-08
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-09
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-10
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-11
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-12
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-13
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-14
FORMULA_NAME DLCflexbar-PT-5b-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1678261368901
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-5b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 07:42:50] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 07:42:50] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 07:42:50] [INFO ] Load time of PNML (sax parser for PT used): 564 ms
[2023-03-08 07:42:51] [INFO ] Transformed 17305 places.
[2023-03-08 07:42:51] [INFO ] Transformed 26483 transitions.
[2023-03-08 07:42:51] [INFO ] Found NUPN structural information;
[2023-03-08 07:42:51] [INFO ] Parsed PT model containing 17305 places and 26483 transitions and 73264 arcs in 1485 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 38 ms.
Working with output stream class java.io.PrintStream
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 603 ms. (steps per millisecond=16 ) properties (out of 13) seen :2
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 11) seen :0
Running SMT prover for 11 properties.
// Phase 1: matrix 26483 rows 17305 cols
[2023-03-08 07:42:54] [INFO ] Computed 979 place invariants in 158 ms
[2023-03-08 07:43:02] [INFO ] [Real]Absence check using 979 positive place invariants in 2596 ms returned sat
[2023-03-08 07:43:03] [INFO ] After 8657ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-08 07:43:11] [INFO ] [Nat]Absence check using 979 positive place invariants in 2854 ms returned sat
[2023-03-08 07:43:28] [INFO ] After 14078ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :10
[2023-03-08 07:43:28] [INFO ] After 14116ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :10
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-08 07:43:28] [INFO ] After 25076ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :10
Fused 11 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 148 out of 17305 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Graph (trivial) has 15579 edges and 17305 vertex of which 1264 / 17305 are part of one of the 84 SCC in 43 ms
Free SCC test removed 1180 places
Drop transitions removed 1330 transitions
Reduce isomorphic transitions removed 1330 transitions.
Drop transitions removed 7651 transitions
Trivial Post-agglo rules discarded 7651 transitions
Performed 7651 trivial Post agglomeration. Transition count delta: 7651
Iterating post reduction 0 with 7651 rules applied. Total rules applied 7652 place count 16125 transition count 17502
Reduce places removed 7651 places and 0 transitions.
Ensure Unique test removed 198 transitions
Reduce isomorphic transitions removed 198 transitions.
Drop transitions removed 189 transitions
Trivial Post-agglo rules discarded 189 transitions
Performed 189 trivial Post agglomeration. Transition count delta: 189
Iterating post reduction 1 with 8038 rules applied. Total rules applied 15690 place count 8474 transition count 17115
Reduce places removed 189 places and 0 transitions.
Ensure Unique test removed 57 transitions
Reduce isomorphic transitions removed 57 transitions.
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 2 with 300 rules applied. Total rules applied 15990 place count 8285 transition count 17004
Reduce places removed 54 places and 0 transitions.
Performed 73 Post agglomeration using F-continuation condition.Transition count delta: 73
Iterating post reduction 3 with 127 rules applied. Total rules applied 16117 place count 8231 transition count 16931
Reduce places removed 73 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 74 rules applied. Total rules applied 16191 place count 8158 transition count 16930
Performed 114 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 114 Pre rules applied. Total rules applied 16191 place count 8158 transition count 16816
Deduced a syphon composed of 114 places in 398 ms
Reduce places removed 114 places and 0 transitions.
Iterating global reduction 5 with 228 rules applied. Total rules applied 16419 place count 8044 transition count 16816
Discarding 2186 places :
Symmetric choice reduction at 5 with 2186 rule applications. Total rules 18605 place count 5858 transition count 14630
Iterating global reduction 5 with 2186 rules applied. Total rules applied 20791 place count 5858 transition count 14630
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 5 with 4 rules applied. Total rules applied 20795 place count 5858 transition count 14626
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 20798 place count 5856 transition count 14625
Performed 909 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 909 Pre rules applied. Total rules applied 20798 place count 5856 transition count 13716
Deduced a syphon composed of 909 places in 314 ms
Reduce places removed 909 places and 0 transitions.
Iterating global reduction 7 with 1818 rules applied. Total rules applied 22616 place count 4947 transition count 13716
Discarding 149 places :
Symmetric choice reduction at 7 with 149 rule applications. Total rules 22765 place count 4798 transition count 9928
Iterating global reduction 7 with 149 rules applied. Total rules applied 22914 place count 4798 transition count 9928
Ensure Unique test removed 116 transitions
Reduce isomorphic transitions removed 116 transitions.
Iterating post reduction 7 with 116 rules applied. Total rules applied 23030 place count 4798 transition count 9812
Performed 1187 Post agglomeration using F-continuation condition with reduction of 4 identical transitions.
Deduced a syphon composed of 1187 places in 9 ms
Reduce places removed 1187 places and 0 transitions.
Iterating global reduction 8 with 2374 rules applied. Total rules applied 25404 place count 3611 transition count 8621
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 8 with 6 rules applied. Total rules applied 25410 place count 3611 transition count 8615
Renaming transitions due to excessive name length > 1024 char.
Discarding 2 places :
Symmetric choice reduction at 9 with 2 rule applications. Total rules 25412 place count 3609 transition count 8479
Iterating global reduction 9 with 2 rules applied. Total rules applied 25414 place count 3609 transition count 8479
Performed 101 Post agglomeration using F-continuation condition with reduction of 189 identical transitions.
Deduced a syphon composed of 101 places in 15 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 9 with 202 rules applied. Total rules applied 25616 place count 3508 transition count 9222
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 25618 place count 3508 transition count 9220
Discarding 30 places :
Symmetric choice reduction at 10 with 30 rule applications. Total rules 25648 place count 3478 transition count 8800
Iterating global reduction 10 with 30 rules applied. Total rules applied 25678 place count 3478 transition count 8800
Ensure Unique test removed 182 transitions
Reduce isomorphic transitions removed 182 transitions.
Iterating post reduction 10 with 182 rules applied. Total rules applied 25860 place count 3478 transition count 8618
Performed 101 Post agglomeration using F-continuation condition with reduction of 175 identical transitions.
Deduced a syphon composed of 101 places in 5 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 11 with 202 rules applied. Total rules applied 26062 place count 3377 transition count 9337
Drop transitions removed 17 transitions
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 22 transitions.
Iterating post reduction 11 with 22 rules applied. Total rules applied 26084 place count 3377 transition count 9315
Discarding 28 places :
Symmetric choice reduction at 12 with 28 rule applications. Total rules 26112 place count 3349 transition count 8920
Iterating global reduction 12 with 28 rules applied. Total rules applied 26140 place count 3349 transition count 8920
Ensure Unique test removed 171 transitions
Reduce isomorphic transitions removed 171 transitions.
Iterating post reduction 12 with 171 rules applied. Total rules applied 26311 place count 3349 transition count 8749
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: -759
Deduced a syphon composed of 101 places in 3 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 13 with 202 rules applied. Total rules applied 26513 place count 3248 transition count 9508
Drop transitions removed 158 transitions
Reduce isomorphic transitions removed 158 transitions.
Iterating post reduction 13 with 158 rules applied. Total rules applied 26671 place count 3248 transition count 9350
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -22
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 14 with 4 rules applied. Total rules applied 26675 place count 3246 transition count 9372
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 26677 place count 3246 transition count 9370
Drop transitions removed 198 transitions
Redundant transition composition rules discarded 198 transitions
Iterating global reduction 15 with 198 rules applied. Total rules applied 26875 place count 3246 transition count 9172
Discarding 12 places :
Symmetric choice reduction at 15 with 12 rule applications. Total rules 26887 place count 3234 transition count 9160
Iterating global reduction 15 with 12 rules applied. Total rules applied 26899 place count 3234 transition count 9160
Discarding 12 places :
Symmetric choice reduction at 15 with 12 rule applications. Total rules 26911 place count 3222 transition count 8273
Iterating global reduction 15 with 12 rules applied. Total rules applied 26923 place count 3222 transition count 8273
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 15 with 12 rules applied. Total rules applied 26935 place count 3222 transition count 8261
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 2 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 16 with 14 rules applied. Total rules applied 26949 place count 3215 transition count 8254
Discarding 7 places :
Symmetric choice reduction at 16 with 7 rule applications. Total rules 26956 place count 3208 transition count 7731
Iterating global reduction 16 with 7 rules applied. Total rules applied 26963 place count 3208 transition count 7731
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 16 with 7 rules applied. Total rules applied 26970 place count 3208 transition count 7724
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 17 with 8 rules applied. Total rules applied 26978 place count 3204 transition count 7747
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 17 with 4 rules applied. Total rules applied 26982 place count 3204 transition count 7743
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 18 with 20 rules applied. Total rules applied 27002 place count 3204 transition count 7723
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 18 with 8 rules applied. Total rules applied 27010 place count 3200 transition count 7744
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 18 with 4 rules applied. Total rules applied 27014 place count 3200 transition count 7740
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 19 with 19 rules applied. Total rules applied 27033 place count 3200 transition count 7721
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 19 with 8 rules applied. Total rules applied 27041 place count 3196 transition count 7740
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 19 with 4 rules applied. Total rules applied 27045 place count 3196 transition count 7736
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 20 with 19 rules applied. Total rules applied 27064 place count 3196 transition count 7717
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 20 with 8 rules applied. Total rules applied 27072 place count 3192 transition count 7736
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 20 with 4 rules applied. Total rules applied 27076 place count 3192 transition count 7732
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 21 with 19 rules applied. Total rules applied 27095 place count 3192 transition count 7713
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 21 with 8 rules applied. Total rules applied 27103 place count 3188 transition count 7732
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 21 with 4 rules applied. Total rules applied 27107 place count 3188 transition count 7728
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 22 with 19 rules applied. Total rules applied 27126 place count 3188 transition count 7709
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 22 with 8 rules applied. Total rules applied 27134 place count 3184 transition count 7728
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 22 with 4 rules applied. Total rules applied 27138 place count 3184 transition count 7724
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 23 with 19 rules applied. Total rules applied 27157 place count 3184 transition count 7705
Free-agglomeration rule applied 1733 times with reduction of 1083 identical transitions.
Iterating global reduction 23 with 1733 rules applied. Total rules applied 28890 place count 3184 transition count 4889
Reduce places removed 1733 places and 0 transitions.
Drop transitions removed 2020 transitions
Ensure Unique test removed 35 transitions
Reduce isomorphic transitions removed 2055 transitions.
Graph (complete) has 3853 edges and 1451 vertex of which 1317 are kept as prefixes of interest. Removing 134 places using SCC suffix rule.2 ms
Discarding 134 places :
Also discarding 116 output transitions
Drop transitions removed 116 transitions
Iterating post reduction 23 with 3789 rules applied. Total rules applied 32679 place count 1317 transition count 2718
Drop transitions removed 82 transitions
Ensure Unique test removed 74 transitions
Reduce isomorphic transitions removed 156 transitions.
Iterating post reduction 24 with 156 rules applied. Total rules applied 32835 place count 1317 transition count 2562
Discarding 338 places :
Symmetric choice reduction at 25 with 338 rule applications. Total rules 33173 place count 979 transition count 2100
Iterating global reduction 25 with 338 rules applied. Total rules applied 33511 place count 979 transition count 2100
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 25 with 1 rules applied. Total rules applied 33512 place count 979 transition count 2099
Drop transitions removed 82 transitions
Redundant transition composition rules discarded 82 transitions
Iterating global reduction 26 with 82 rules applied. Total rules applied 33594 place count 979 transition count 2017
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 26 with 3 rules applied. Total rules applied 33597 place count 976 transition count 2017
Discarding 15 places :
Symmetric choice reduction at 27 with 15 rule applications. Total rules 33612 place count 961 transition count 1999
Iterating global reduction 27 with 15 rules applied. Total rules applied 33627 place count 961 transition count 1999
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 27 with 3 rules applied. Total rules applied 33630 place count 961 transition count 1999
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 27 with 1 rules applied. Total rules applied 33631 place count 960 transition count 1998
Reduce places removed 2 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 27 with 7 rules applied. Total rules applied 33638 place count 958 transition count 1993
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 28 with 5 rules applied. Total rules applied 33643 place count 953 transition count 1993
Performed 9 Post agglomeration using F-continuation condition with reduction of 11 identical transitions.
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 29 with 18 rules applied. Total rules applied 33661 place count 944 transition count 1973
Drop transitions removed 13 transitions
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 31 transitions.
Iterating post reduction 29 with 31 rules applied. Total rules applied 33692 place count 944 transition count 1942
Discarding 9 places :
Symmetric choice reduction at 30 with 9 rule applications. Total rules 33701 place count 935 transition count 1927
Iterating global reduction 30 with 9 rules applied. Total rules applied 33710 place count 935 transition count 1927
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 30 with 18 rules applied. Total rules applied 33728 place count 923 transition count 1921
Drop transitions removed 4 transitions
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 13 transitions.
Graph (trivial) has 10 edges and 923 vertex of which 3 / 923 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Iterating post reduction 30 with 14 rules applied. Total rules applied 33742 place count 921 transition count 1908
Drop transitions removed 58 transitions
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 79 transitions.
Graph (complete) has 2678 edges and 921 vertex of which 894 are kept as prefixes of interest. Removing 27 places using SCC suffix rule.1 ms
Discarding 27 places :
Also discarding 19 output transitions
Drop transitions removed 19 transitions
Iterating post reduction 31 with 80 rules applied. Total rules applied 33822 place count 894 transition count 1810
Drop transitions removed 22 transitions
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 44 transitions.
Iterating post reduction 32 with 44 rules applied. Total rules applied 33866 place count 894 transition count 1766
Discarding 42 places :
Symmetric choice reduction at 33 with 42 rule applications. Total rules 33908 place count 852 transition count 1699
Iterating global reduction 33 with 42 rules applied. Total rules applied 33950 place count 852 transition count 1699
Drop transitions removed 113 transitions
Redundant transition composition rules discarded 113 transitions
Iterating global reduction 33 with 113 rules applied. Total rules applied 34063 place count 852 transition count 1586
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 2410 edges and 850 vertex of which 826 are kept as prefixes of interest. Removing 24 places using SCC suffix rule.1 ms
Discarding 24 places :
Also discarding 18 output transitions
Drop transitions removed 18 transitions
Iterating post reduction 33 with 3 rules applied. Total rules applied 34066 place count 826 transition count 1568
Drop transitions removed 14 transitions
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 36 transitions.
Iterating post reduction 34 with 36 rules applied. Total rules applied 34102 place count 826 transition count 1532
Discarding 74 places :
Symmetric choice reduction at 35 with 74 rule applications. Total rules 34176 place count 752 transition count 1406
Iterating global reduction 35 with 74 rules applied. Total rules applied 34250 place count 752 transition count 1406
Free-agglomeration rule applied 1 times.
Iterating global reduction 35 with 1 rules applied. Total rules applied 34251 place count 752 transition count 1405
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 35 with 1 rules applied. Total rules applied 34252 place count 751 transition count 1405
Applied a total of 34252 rules in 10856 ms. Remains 751 /17305 variables (removed 16554) and now considering 1405/26483 (removed 25078) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10858 ms. Remains : 751/17305 places, 1405/26483 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 180 ms. (steps per millisecond=55 ) properties (out of 11) seen :10
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 07:43:39] [INFO ] Flow matrix only has 955 transitions (discarded 450 similar events)
// Phase 1: matrix 955 rows 751 cols
[2023-03-08 07:43:39] [INFO ] Computed 358 place invariants in 26 ms
[2023-03-08 07:43:39] [INFO ] After 83ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 07:43:39] [INFO ] [Nat]Absence check using 358 positive place invariants in 90 ms returned sat
[2023-03-08 07:43:40] [INFO ] After 342ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 07:43:40] [INFO ] State equation strengthened by 227 read => feed constraints.
[2023-03-08 07:43:40] [INFO ] After 121ms SMT Verify possible using 227 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 07:43:40] [INFO ] After 216ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 73 ms.
[2023-03-08 07:43:40] [INFO ] After 826ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 7 ms.
Support contains 36 out of 751 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 751/751 places, 1405/1405 transitions.
Graph (trivial) has 205 edges and 751 vertex of which 39 / 751 are part of one of the 17 SCC in 1 ms
Free SCC test removed 22 places
Drop transitions removed 42 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 46 transitions.
Graph (complete) has 2150 edges and 729 vertex of which 540 are kept as prefixes of interest. Removing 189 places using SCC suffix rule.1 ms
Discarding 189 places :
Also discarding 219 output transitions
Drop transitions removed 219 transitions
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Remove reverse transitions (loop back) rule discarded transition t202.t8496 and 1 places that fell out of Prefix Of Interest.
Drop transitions removed 89 transitions
Ensure Unique test removed 60 transitions
Reduce isomorphic transitions removed 149 transitions.
Graph (trivial) has 140 edges and 536 vertex of which 3 / 536 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Drop transitions removed 22 transitions
Trivial Post-agglo rules discarded 22 transitions
Performed 22 trivial Post agglomeration. Transition count delta: 22
Iterating post reduction 0 with 173 rules applied. Total rules applied 175 place count 534 transition count 968
Reduce places removed 22 places and 0 transitions.
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 25 rules applied. Total rules applied 200 place count 512 transition count 965
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 15 Pre rules applied. Total rules applied 200 place count 512 transition count 950
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 2 with 30 rules applied. Total rules applied 230 place count 497 transition count 950
Drop transitions removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 239 place count 497 transition count 941
Discarding 44 places :
Symmetric choice reduction at 3 with 44 rule applications. Total rules 283 place count 453 transition count 843
Iterating global reduction 3 with 44 rules applied. Total rules applied 327 place count 453 transition count 843
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 331 place count 453 transition count 839
Performed 67 Post agglomeration using F-continuation condition with reduction of 48 identical transitions.
Deduced a syphon composed of 67 places in 1 ms
Reduce places removed 67 places and 0 transitions.
Iterating global reduction 4 with 134 rules applied. Total rules applied 465 place count 386 transition count 724
Drop transitions removed 99 transitions
Ensure Unique test removed 63 transitions
Reduce isomorphic transitions removed 162 transitions.
Graph (complete) has 1065 edges and 386 vertex of which 377 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.1 ms
Discarding 9 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Iterating post reduction 4 with 163 rules applied. Total rules applied 628 place count 377 transition count 557
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 632 place count 377 transition count 553
Discarding 57 places :
Symmetric choice reduction at 6 with 57 rule applications. Total rules 689 place count 320 transition count 482
Iterating global reduction 6 with 57 rules applied. Total rules applied 746 place count 320 transition count 482
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 6 with 4 rules applied. Total rules applied 750 place count 320 transition count 478
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 7 with 36 rules applied. Total rules applied 786 place count 302 transition count 460
Drop transitions removed 2 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 7 with 3 rules applied. Total rules applied 789 place count 302 transition count 457
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 8 with 10 rules applied. Total rules applied 799 place count 297 transition count 480
Drop transitions removed 4 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 8 with 7 rules applied. Total rules applied 806 place count 297 transition count 473
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 9 with 8 rules applied. Total rules applied 814 place count 297 transition count 465
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 815 place count 296 transition count 465
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 816 place count 295 transition count 464
Iterating global reduction 10 with 1 rules applied. Total rules applied 817 place count 295 transition count 464
Free-agglomeration rule applied 8 times.
Iterating global reduction 10 with 8 rules applied. Total rules applied 825 place count 295 transition count 456
Reduce places removed 9 places and 0 transitions.
Drop transitions removed 37 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 38 transitions.
Graph (complete) has 754 edges and 286 vertex of which 260 are kept as prefixes of interest. Removing 26 places using SCC suffix rule.5 ms
Discarding 26 places :
Also discarding 27 output transitions
Drop transitions removed 27 transitions
Iterating post reduction 10 with 48 rules applied. Total rules applied 873 place count 260 transition count 391
Drop transitions removed 3 transitions
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 23 transitions.
Iterating post reduction 11 with 23 rules applied. Total rules applied 896 place count 260 transition count 368
Discarding 27 places :
Symmetric choice reduction at 12 with 27 rule applications. Total rules 923 place count 233 transition count 334
Iterating global reduction 12 with 27 rules applied. Total rules applied 950 place count 233 transition count 334
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 12 with 4 rules applied. Total rules applied 954 place count 231 transition count 332
Drop transitions removed 5 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 12 with 8 rules applied. Total rules applied 962 place count 231 transition count 324
Discarding 2 places :
Symmetric choice reduction at 13 with 2 rule applications. Total rules 964 place count 229 transition count 321
Iterating global reduction 13 with 2 rules applied. Total rules applied 966 place count 229 transition count 321
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 13 with 4 rules applied. Total rules applied 970 place count 227 transition count 319
Free-agglomeration rule applied 1 times.
Iterating global reduction 13 with 1 rules applied. Total rules applied 971 place count 227 transition count 318
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 13 with 1 rules applied. Total rules applied 972 place count 226 transition count 318
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 14 with 1 rules applied. Total rules applied 973 place count 226 transition count 318
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 975 place count 224 transition count 316
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 14 with 1 rules applied. Total rules applied 976 place count 223 transition count 316
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 978 place count 222 transition count 315
Drop transitions removed 1 transitions
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 15 with 10 rules applied. Total rules applied 988 place count 222 transition count 305
Discarding 1 places :
Symmetric choice reduction at 16 with 1 rule applications. Total rules 989 place count 221 transition count 304
Iterating global reduction 16 with 1 rules applied. Total rules applied 990 place count 221 transition count 304
Applied a total of 990 rules in 222 ms. Remains 221 /751 variables (removed 530) and now considering 304/1405 (removed 1101) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 222 ms. Remains : 221/751 places, 304/1405 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 99 ms. (steps per millisecond=101 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 1) seen :0
Finished probabilistic random walk after 270071 steps, run visited all 1 properties in 920 ms. (steps per millisecond=293 )
Probabilistic random walk after 270071 steps, saw 234529 distinct states, run finished after 921 ms. (steps per millisecond=293 ) properties seen :1
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-07 FALSE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
All properties solved without resorting to model-checking.
Total runtime 51368 ms.
starting LoLA
BK_INPUT DLCflexbar-PT-5b
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5b-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678262334415
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 21.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 9.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 67 (type EXCL) for 36 DLCflexbar-PT-5b-ReachabilityCardinality-12
lola: time limit : 169 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 54 (type FNDP) for 36 DLCflexbar-PT-5b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 36 DLCflexbar-PT-5b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 66 (type SRCH) for 36 DLCflexbar-PT-5b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 67 (type EXCL) for DLCflexbar-PT-5b-ReachabilityCardinality-12
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 55 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 66 (type SRCH) for DLCflexbar-PT-5b-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 84 (type EXCL) for 3 DLCflexbar-PT-5b-ReachabilityCardinality-01
lola: time limit : 159 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 50 (type FNDP) for 15 DLCflexbar-PT-5b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 15 DLCflexbar-PT-5b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type FNDP) for 45 DLCflexbar-PT-5b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 54 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 66 (type SRCH) for DLCflexbar-PT-5b-ReachabilityCardinality-12
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 84 (type EXCL) for DLCflexbar-PT-5b-ReachabilityCardinality-01
lola: result : true
lola: markings : 1693
lola: fired transitions : 3107
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 87 (type EXCL) for 24 DLCflexbar-PT-5b-ReachabilityCardinality-08
lola: time limit : 169 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-05
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 52 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 65 (type FNDP) for 30 DLCflexbar-PT-5b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 30 DLCflexbar-PT-5b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 87 (type EXCL) for DLCflexbar-PT-5b-ReachabilityCardinality-08
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 77 (type EXCL) for 45 DLCflexbar-PT-5b-ReachabilityCardinality-15
lola: time limit : 194 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 69 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 58 (type EQUN) for 45 DLCflexbar-PT-5b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SRCH) for 45 DLCflexbar-PT-5b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SRCH) for DLCflexbar-PT-5b-ReachabilityCardinality-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 56 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 58 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 77 (type EXCL) for DLCflexbar-PT-5b-ReachabilityCardinality-15 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 56 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-55.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-52.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 55 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-12
lola: result : true
lola: FINISHED task # 52 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-05
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-58.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 58 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-15
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-69.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 69 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-10
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 102 (type EXCL) for 42 DLCflexbar-PT-5b-ReachabilityCardinality-14
lola: time limit : 338 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 98 (type FNDP) for 42 DLCflexbar-PT-5b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type EQUN) for 42 DLCflexbar-PT-5b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SRCH) for 42 DLCflexbar-PT-5b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 102 (type EXCL) for DLCflexbar-PT-5b-ReachabilityCardinality-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 98 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 99 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 101 (type SRCH) for DLCflexbar-PT-5b-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 114 (type EXCL) for 18 DLCflexbar-PT-5b-ReachabilityCardinality-06
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 105 (type FNDP) for 18 DLCflexbar-PT-5b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type EQUN) for 18 DLCflexbar-PT-5b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 111 (type SRCH) for 18 DLCflexbar-PT-5b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 98 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-108.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-99.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 1 4 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 5 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
105 EF FNDP 0/246 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 38035 t fired, 1 attempts, .
108 EF STEQ 0/246 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 sara is running.
111 EF SRCH 0/271 1/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 25213 m, 5042 m/sec, 66605 t fired, .
114 EF EXCL 0/271 1/32 DLCflexbar-PT-5b-ReachabilityCardinality-06 961 m, 192 m/sec, 1481 t fired, .
Time elapsed: 890 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 1 4 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 5 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
105 EF FNDP 5/246 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 789606 t fired, 1 attempts, .
108 EF STEQ 5/246 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 sara is running.
111 EF SRCH 5/271 3/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 335647 m, 62086 m/sec, 904728 t fired, .
114 EF EXCL 5/271 1/32 DLCflexbar-PT-5b-ReachabilityCardinality-06 13125 m, 2432 m/sec, 23397 t fired, .
Time elapsed: 895 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
lola: Created skeleton in 9.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 1 4 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
105 EF FNDP 10/237 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 1450919 t fired, 2 attempts, .
108 EF STEQ 10/237 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 sara is running.
111 EF SRCH 10/262 5/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 656576 m, 64185 m/sec, 1774560 t fired, .
114 EF EXCL 10/301 1/32 DLCflexbar-PT-5b-ReachabilityCardinality-06 25091 m, 2393 m/sec, 45671 t fired, .
Time elapsed: 900 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 111 (type SRCH) for DLCflexbar-PT-5b-ReachabilityCardinality-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 1 3 0 1 0 1 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
105 EF FNDP 15/236 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 2245009 t fired, 3 attempts, .
108 EF STEQ 15/236 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 sara is running.
114 EF EXCL 15/301 1/32 DLCflexbar-PT-5b-ReachabilityCardinality-06 39698 m, 2921 m/sec, 73459 t fired, .
Time elapsed: 905 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 90 (type FNDP) for 27 DLCflexbar-PT-5b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 90 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 96 (type FNDP) for 9 DLCflexbar-PT-5b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 8.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF 0 4 1 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG 0 1 3 0 1 0 1 0
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
96 EF FNDP 5/243 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-03 15763100 t fired, 5254368 attempts, .
105 EF FNDP 20/254 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 2810650 t fired, 3 attempts, .
108 EF STEQ 20/254 0/5 DLCflexbar-PT-5b-ReachabilityCardinality-06 sara is running.
114 EF EXCL 20/338 1/32 DLCflexbar-PT-5b-ReachabilityCardinality-06 54905 m, 3041 m/sec, 101572 t fired, .
Time elapsed: 910 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 108 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-06
lola: result : false
lola: CANCELED task # 105 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 114 (type EXCL) for DLCflexbar-PT-5b-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 140 (type EXCL) for 39 DLCflexbar-PT-5b-ReachabilityCardinality-13
lola: time limit : 384 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 147 (type FNDP) for 0 DLCflexbar-PT-5b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 148 (type EQUN) for 0 DLCflexbar-PT-5b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 105 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-06
lola: result : unknown
lola: fired transitions : 2832519
lola: tried executions : 4
lola: time used : 21.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 147 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-00
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 148 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 91 (type FNDP) for 6 DLCflexbar-PT-5b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type EQUN) for 6 DLCflexbar-PT-5b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 91 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 92 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 118 (type FNDP) for 12 DLCflexbar-PT-5b-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type EQUN) for 12 DLCflexbar-PT-5b-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 148 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-00
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-92.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 118 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 21
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 120 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 124 (type FNDP) for 33 DLCflexbar-PT-5b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type EQUN) for 33 DLCflexbar-PT-5b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 92 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-02
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-120.sara.
lola: FINISHED task # 124 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 125 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 138 (type FNDP) for 21 DLCflexbar-PT-5b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 142 (type EQUN) for 21 DLCflexbar-PT-5b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 138 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 42
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 142 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 109 (type EQUN) for 9 DLCflexbar-PT-5b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 113 (type SRCH) for 9 DLCflexbar-PT-5b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 113 (type SRCH) for DLCflexbar-PT-5b-ReachabilityCardinality-03
lola: result : false
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 96 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 109 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 130 (type FNDP) for 39 DLCflexbar-PT-5b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 133 (type EQUN) for 39 DLCflexbar-PT-5b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type SRCH) for 39 DLCflexbar-PT-5b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 96 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-03
lola: result : unknown
lola: fired transitions : 18118075
lola: tried executions : 6039360
lola: time used : 6.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-109.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 109 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-03
lola: result : false
lola: FINISHED task # 139 (type SRCH) for DLCflexbar-PT-5b-ReachabilityCardinality-13
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 130 (type FNDP) for DLCflexbar-PT-5b-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 133 (type EQUN) for DLCflexbar-PT-5b-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 140 (type EXCL) for DLCflexbar-PT-5b-ReachabilityCardinality-13 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-ReachabilityCardinality-00: EF true findpath
DLCflexbar-PT-5b-ReachabilityCardinality-01: EF true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-02: EF true findpath
DLCflexbar-PT-5b-ReachabilityCardinality-03: EF false tandem / insertion
DLCflexbar-PT-5b-ReachabilityCardinality-04: EF true findpath
DLCflexbar-PT-5b-ReachabilityCardinality-05: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-06: AG true state equation
DLCflexbar-PT-5b-ReachabilityCardinality-07: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-08: AG true tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-09: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-10: AG false findpath
DLCflexbar-PT-5b-ReachabilityCardinality-11: EF true findpath
DLCflexbar-PT-5b-ReachabilityCardinality-12: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-13: EF true tandem / insertion
DLCflexbar-PT-5b-ReachabilityCardinality-14: AG false tandem / relaxed
DLCflexbar-PT-5b-ReachabilityCardinality-15: AG false tandem / insertion
Time elapsed: 912 secs. Pages in use: 6
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-5b"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-5b, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478500566"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-5b.tgz
mv DLCflexbar-PT-5b execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;