Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478500562.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-5b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478500562
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 7.0M
-rw-r--r-- 1 mcc users 6.4K Feb 25 15:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 25 15:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 25 15:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 15:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 15:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 143K Feb 25 15:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 25 15:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Feb 25 15:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.5M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-5b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678260712179

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-5b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 07:31:53] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 07:31:53] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 07:31:54] [INFO ] Load time of PNML (sax parser for PT used): 498 ms
[2023-03-08 07:31:54] [INFO ] Transformed 17305 places.
[2023-03-08 07:31:54] [INFO ] Transformed 26483 transitions.
[2023-03-08 07:31:54] [INFO ] Found NUPN structural information;
[2023-03-08 07:31:54] [INFO ] Parsed PT model containing 17305 places and 26483 transitions and 73264 arcs in 1246 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 16 ms.
Support contains 190 out of 17305 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 1076 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
// Phase 1: matrix 26483 rows 17305 cols
[2023-03-08 07:31:57] [INFO ] Computed 979 place invariants in 190 ms
[2023-03-08 07:32:00] [INFO ] Implicit Places using invariants in 2936 ms returned []
Implicit Place search using SMT only with invariants took 2963 ms to find 0 implicit places.
[2023-03-08 07:32:00] [INFO ] Invariant cache hit.
[2023-03-08 07:32:02] [INFO ] Dead Transitions using invariants and state equation in 2098 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6150 ms. Remains : 17305/17305 places, 26483/26483 transitions.
Support contains 190 out of 17305 places after structural reductions.
[2023-03-08 07:32:04] [INFO ] Flatten gal took : 836 ms
[2023-03-08 07:32:04] [INFO ] Flatten gal took : 580 ms
[2023-03-08 07:32:06] [INFO ] Input system was already deterministic with 26483 transitions.
Support contains 183 out of 17305 places (down from 190) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 684 ms. (steps per millisecond=14 ) properties (out of 109) seen :20
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 89) seen :0
Running SMT prover for 89 properties.
[2023-03-08 07:32:08] [INFO ] Invariant cache hit.
[2023-03-08 07:32:33] [INFO ] [Real]Absence check using 979 positive place invariants in 2900 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-08 07:32:35] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-08 07:32:35] [INFO ] After 25101ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 89 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 158 out of 17305 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Graph (trivial) has 15554 edges and 17305 vertex of which 1265 / 17305 are part of one of the 85 SCC in 41 ms
Free SCC test removed 1180 places
Drop transitions removed 1333 transitions
Reduce isomorphic transitions removed 1333 transitions.
Drop transitions removed 7701 transitions
Trivial Post-agglo rules discarded 7701 transitions
Performed 7701 trivial Post agglomeration. Transition count delta: 7701
Iterating post reduction 0 with 7701 rules applied. Total rules applied 7702 place count 16125 transition count 17449
Reduce places removed 7701 places and 0 transitions.
Ensure Unique test removed 194 transitions
Reduce isomorphic transitions removed 194 transitions.
Drop transitions removed 187 transitions
Trivial Post-agglo rules discarded 187 transitions
Performed 187 trivial Post agglomeration. Transition count delta: 187
Iterating post reduction 1 with 8082 rules applied. Total rules applied 15784 place count 8424 transition count 17068
Reduce places removed 187 places and 0 transitions.
Ensure Unique test removed 56 transitions
Reduce isomorphic transitions removed 56 transitions.
Drop transitions removed 55 transitions
Trivial Post-agglo rules discarded 55 transitions
Performed 55 trivial Post agglomeration. Transition count delta: 55
Iterating post reduction 2 with 298 rules applied. Total rules applied 16082 place count 8237 transition count 16957
Reduce places removed 55 places and 0 transitions.
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 40
Iterating post reduction 3 with 95 rules applied. Total rules applied 16177 place count 8182 transition count 16917
Reduce places removed 40 places and 0 transitions.
Iterating post reduction 4 with 40 rules applied. Total rules applied 16217 place count 8142 transition count 16917
Performed 123 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 123 Pre rules applied. Total rules applied 16217 place count 8142 transition count 16794
Deduced a syphon composed of 123 places in 420 ms
Reduce places removed 123 places and 0 transitions.
Iterating global reduction 5 with 246 rules applied. Total rules applied 16463 place count 8019 transition count 16794
Discarding 2240 places :
Symmetric choice reduction at 5 with 2240 rule applications. Total rules 18703 place count 5779 transition count 14554
Iterating global reduction 5 with 2240 rules applied. Total rules applied 20943 place count 5779 transition count 14554
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 5 with 18 rules applied. Total rules applied 20961 place count 5779 transition count 14536
Reduce places removed 8 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 6 with 12 rules applied. Total rules applied 20973 place count 5771 transition count 14532
Performed 944 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 944 Pre rules applied. Total rules applied 20973 place count 5771 transition count 13588
Deduced a syphon composed of 944 places in 314 ms
Reduce places removed 944 places and 0 transitions.
Iterating global reduction 7 with 1888 rules applied. Total rules applied 22861 place count 4827 transition count 13588
Discarding 130 places :
Symmetric choice reduction at 7 with 130 rule applications. Total rules 22991 place count 4697 transition count 11342
Iterating global reduction 7 with 130 rules applied. Total rules applied 23121 place count 4697 transition count 11342
Ensure Unique test removed 112 transitions
Reduce isomorphic transitions removed 112 transitions.
Iterating post reduction 7 with 112 rules applied. Total rules applied 23233 place count 4697 transition count 11230
Performed 1175 Post agglomeration using F-continuation condition with reduction of 5 identical transitions.
Deduced a syphon composed of 1175 places in 3 ms
Reduce places removed 1175 places and 0 transitions.
Iterating global reduction 8 with 2350 rules applied. Total rules applied 25583 place count 3522 transition count 10050
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 25585 place count 3522 transition count 10048
Renaming transitions due to excessive name length > 1024 char.
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 25586 place count 3521 transition count 9980
Iterating global reduction 9 with 1 rules applied. Total rules applied 25587 place count 3521 transition count 9980
Performed 101 Post agglomeration using F-continuation condition with reduction of 210 identical transitions.
Deduced a syphon composed of 101 places in 3 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 9 with 202 rules applied. Total rules applied 25789 place count 3420 transition count 10709
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 9 with 3 rules applied. Total rules applied 25792 place count 3420 transition count 10706
Discarding 31 places :
Symmetric choice reduction at 10 with 31 rule applications. Total rules 25823 place count 3389 transition count 10272
Iterating global reduction 10 with 31 rules applied. Total rules applied 25854 place count 3389 transition count 10272
Ensure Unique test removed 197 transitions
Reduce isomorphic transitions removed 197 transitions.
Iterating post reduction 10 with 197 rules applied. Total rules applied 26051 place count 3389 transition count 10075
Performed 101 Post agglomeration using F-continuation condition with reduction of 161 identical transitions.
Deduced a syphon composed of 101 places in 3 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 11 with 202 rules applied. Total rules applied 26253 place count 3288 transition count 10834
Drop transitions removed 25 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 11 with 28 rules applied. Total rules applied 26281 place count 3288 transition count 10806
Discarding 27 places :
Symmetric choice reduction at 12 with 27 rule applications. Total rules 26308 place count 3261 transition count 10425
Iterating global reduction 12 with 27 rules applied. Total rules applied 26335 place count 3261 transition count 10425
Ensure Unique test removed 162 transitions
Reduce isomorphic transitions removed 162 transitions.
Iterating post reduction 12 with 162 rules applied. Total rules applied 26497 place count 3261 transition count 10263
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: -193
Deduced a syphon composed of 21 places in 2 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 13 with 42 rules applied. Total rules applied 26539 place count 3240 transition count 10456
Drop transitions removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 13 with 32 rules applied. Total rules applied 26571 place count 3240 transition count 10424
Drop transitions removed 122 transitions
Redundant transition composition rules discarded 122 transitions
Iterating global reduction 14 with 122 rules applied. Total rules applied 26693 place count 3240 transition count 10302
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 2 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 14 with 6 rules applied. Total rules applied 26699 place count 3237 transition count 10299
Discarding 3 places :
Symmetric choice reduction at 14 with 3 rule applications. Total rules 26702 place count 3234 transition count 10089
Iterating global reduction 14 with 3 rules applied. Total rules applied 26705 place count 3234 transition count 10089
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 26707 place count 3234 transition count 10087
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -37
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 15 with 6 rules applied. Total rules applied 26713 place count 3231 transition count 10124
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 15 with 4 rules applied. Total rules applied 26717 place count 3231 transition count 10120
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 16 with 21 rules applied. Total rules applied 26738 place count 3231 transition count 10099
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -37
Deduced a syphon composed of 3 places in 2 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 16 with 6 rules applied. Total rules applied 26744 place count 3228 transition count 10136
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 16 with 4 rules applied. Total rules applied 26748 place count 3228 transition count 10132
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 17 with 19 rules applied. Total rules applied 26767 place count 3228 transition count 10113
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -31
Deduced a syphon composed of 3 places in 2 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 17 with 6 rules applied. Total rules applied 26773 place count 3225 transition count 10144
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 17 with 4 rules applied. Total rules applied 26777 place count 3225 transition count 10140
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 18 with 16 rules applied. Total rules applied 26793 place count 3225 transition count 10124
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 18 with 4 rules applied. Total rules applied 26797 place count 3223 transition count 10149
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 18 with 1 rules applied. Total rules applied 26798 place count 3223 transition count 10148
Free-agglomeration rule applied 1876 times with reduction of 1009 identical transitions.
Iterating global reduction 19 with 1876 rules applied. Total rules applied 28674 place count 3223 transition count 7263
Reduce places removed 1876 places and 0 transitions.
Drop transitions removed 2405 transitions
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 2419 transitions.
Graph (complete) has 5419 edges and 1347 vertex of which 1291 are kept as prefixes of interest. Removing 56 places using SCC suffix rule.4 ms
Discarding 56 places :
Also discarding 28 output transitions
Drop transitions removed 28 transitions
Iterating post reduction 19 with 4296 rules applied. Total rules applied 32970 place count 1291 transition count 4816
Drop transitions removed 168 transitions
Reduce isomorphic transitions removed 168 transitions.
Iterating post reduction 20 with 168 rules applied. Total rules applied 33138 place count 1291 transition count 4648
Discarding 202 places :
Symmetric choice reduction at 21 with 202 rule applications. Total rules 33340 place count 1089 transition count 4023
Iterating global reduction 21 with 202 rules applied. Total rules applied 33542 place count 1089 transition count 4023
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 33544 place count 1089 transition count 4021
Drop transitions removed 130 transitions
Redundant transition composition rules discarded 130 transitions
Iterating global reduction 22 with 130 rules applied. Total rules applied 33674 place count 1089 transition count 3891
Discarding 6 places :
Symmetric choice reduction at 22 with 6 rule applications. Total rules 33680 place count 1083 transition count 3866
Iterating global reduction 22 with 6 rules applied. Total rules applied 33686 place count 1083 transition count 3866
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 22 with 6 rules applied. Total rules applied 33692 place count 1080 transition count 3863
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 22 with 3 rules applied. Total rules applied 33695 place count 1080 transition count 3860
Free-agglomeration rule applied 3 times.
Iterating global reduction 22 with 3 rules applied. Total rules applied 33698 place count 1080 transition count 3857
Reduce places removed 3 places and 0 transitions.
Drop transitions removed 144 transitions
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 149 transitions.
Iterating post reduction 22 with 152 rules applied. Total rules applied 33850 place count 1077 transition count 3708
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 23 with 15 rules applied. Total rules applied 33865 place count 1077 transition count 3693
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 23 with 4 rules applied. Total rules applied 33869 place count 1077 transition count 3693
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 23 with 1 rules applied. Total rules applied 33870 place count 1077 transition count 3692
Discarding 1 places :
Symmetric choice reduction at 23 with 1 rule applications. Total rules 33871 place count 1076 transition count 3691
Iterating global reduction 23 with 1 rules applied. Total rules applied 33872 place count 1076 transition count 3691
Discarding 1 places :
Symmetric choice reduction at 23 with 1 rule applications. Total rules 33873 place count 1075 transition count 3636
Iterating global reduction 23 with 1 rules applied. Total rules applied 33874 place count 1075 transition count 3636
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 23 with 1 rules applied. Total rules applied 33875 place count 1075 transition count 3635
Applied a total of 33875 rules in 9876 ms. Remains 1075 /17305 variables (removed 16230) and now considering 3635/26483 (removed 22848) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9877 ms. Remains : 1075/17305 places, 3635/26483 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 412 ms. (steps per millisecond=24 ) properties (out of 89) seen :84
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 5) seen :1
Running SMT prover for 4 properties.
[2023-03-08 07:32:45] [INFO ] Flow matrix only has 1015 transitions (discarded 2620 similar events)
// Phase 1: matrix 1015 rows 1075 cols
[2023-03-08 07:32:45] [INFO ] Computed 733 place invariants in 20 ms
[2023-03-08 07:32:45] [INFO ] [Real]Absence check using 733 positive place invariants in 127 ms returned sat
[2023-03-08 07:32:45] [INFO ] After 343ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:2
[2023-03-08 07:32:46] [INFO ] [Nat]Absence check using 733 positive place invariants in 146 ms returned sat
[2023-03-08 07:32:46] [INFO ] After 523ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :2
[2023-03-08 07:32:46] [INFO ] State equation strengthened by 330 read => feed constraints.
[2023-03-08 07:32:46] [INFO ] After 185ms SMT Verify possible using 330 Read/Feed constraints in natural domain returned unsat :2 sat :2
[2023-03-08 07:32:47] [INFO ] After 362ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :2
Attempting to minimize the solution found.
Minimization took 110 ms.
[2023-03-08 07:32:47] [INFO ] After 1378ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :2
Fused 4 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 6 ms.
Support contains 13 out of 1075 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1075/1075 places, 3635/3635 transitions.
Graph (trivial) has 242 edges and 1075 vertex of which 13 / 1075 are part of one of the 6 SCC in 0 ms
Free SCC test removed 7 places
Drop transitions removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Graph (complete) has 4065 edges and 1068 vertex of which 1014 are kept as prefixes of interest. Removing 54 places using SCC suffix rule.2 ms
Discarding 54 places :
Also discarding 53 output transitions
Drop transitions removed 53 transitions
Drop transitions removed 188 transitions
Reduce isomorphic transitions removed 188 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 201 rules applied. Total rules applied 203 place count 1014 transition count 3368
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 216 place count 1001 transition count 3368
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 23 Pre rules applied. Total rules applied 216 place count 1001 transition count 3345
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 2 with 46 rules applied. Total rules applied 262 place count 978 transition count 3345
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 269 place count 978 transition count 3338
Discarding 112 places :
Symmetric choice reduction at 3 with 112 rule applications. Total rules 381 place count 866 transition count 2678
Iterating global reduction 3 with 112 rules applied. Total rules applied 493 place count 866 transition count 2678
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 3 with 5 rules applied. Total rules applied 498 place count 866 transition count 2673
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 498 place count 866 transition count 2672
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 500 place count 865 transition count 2672
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Deduced a syphon composed of 23 places in 1 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 4 with 46 rules applied. Total rules applied 546 place count 842 transition count 2649
Drop transitions removed 124 transitions
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 131 transitions.
Graph (complete) has 3010 edges and 842 vertex of which 835 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.1 ms
Discarding 7 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Iterating post reduction 4 with 132 rules applied. Total rules applied 678 place count 835 transition count 2514
Drop transitions removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Iterating post reduction 5 with 24 rules applied. Total rules applied 702 place count 835 transition count 2490
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 2 Pre rules applied. Total rules applied 702 place count 835 transition count 2488
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 706 place count 833 transition count 2488
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 708 place count 833 transition count 2486
Discarding 32 places :
Symmetric choice reduction at 7 with 32 rule applications. Total rules 740 place count 801 transition count 2274
Iterating global reduction 7 with 32 rules applied. Total rules applied 772 place count 801 transition count 2274
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 4 rules applied. Total rules applied 776 place count 801 transition count 2270
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -39
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 8 with 8 rules applied. Total rules applied 784 place count 797 transition count 2309
Drop transitions removed 28 transitions
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 37 transitions.
Iterating post reduction 8 with 37 rules applied. Total rules applied 821 place count 797 transition count 2272
Discarding 2 places :
Symmetric choice reduction at 9 with 2 rule applications. Total rules 823 place count 795 transition count 2259
Iterating global reduction 9 with 2 rules applied. Total rules applied 825 place count 795 transition count 2259
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 9 with 14 rules applied. Total rules applied 839 place count 795 transition count 2245
Drop transitions removed 51 transitions
Redundant transition composition rules discarded 51 transitions
Iterating global reduction 10 with 51 rules applied. Total rules applied 890 place count 795 transition count 2194
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 890 place count 795 transition count 2193
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 892 place count 794 transition count 2193
Discarding 11 places :
Symmetric choice reduction at 10 with 11 rule applications. Total rules 903 place count 783 transition count 2138
Iterating global reduction 10 with 11 rules applied. Total rules applied 914 place count 783 transition count 2138
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 10 with 5 rules applied. Total rules applied 919 place count 783 transition count 2133
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 11 with 8 rules applied. Total rules applied 927 place count 779 transition count 2129
Discarding 1 places :
Symmetric choice reduction at 11 with 1 rule applications. Total rules 928 place count 778 transition count 2088
Iterating global reduction 11 with 1 rules applied. Total rules applied 929 place count 778 transition count 2088
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 11 with 1 rules applied. Total rules applied 930 place count 778 transition count 2087
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 12 with 3 rules applied. Total rules applied 933 place count 778 transition count 2084
Discarding 1 places :
Symmetric choice reduction at 12 with 1 rule applications. Total rules 934 place count 777 transition count 2042
Iterating global reduction 12 with 1 rules applied. Total rules applied 935 place count 777 transition count 2042
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 12 with 1 rules applied. Total rules applied 936 place count 777 transition count 2041
Free-agglomeration rule applied 75 times with reduction of 25 identical transitions.
Iterating global reduction 13 with 75 rules applied. Total rules applied 1011 place count 777 transition count 1941
Reduce places removed 75 places and 0 transitions.
Drop transitions removed 687 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 689 transitions.
Graph (complete) has 1853 edges and 702 vertex of which 451 are kept as prefixes of interest. Removing 251 places using SCC suffix rule.1 ms
Discarding 251 places :
Also discarding 245 output transitions
Drop transitions removed 245 transitions
Iterating post reduction 13 with 765 rules applied. Total rules applied 1776 place count 451 transition count 1007
Drop transitions removed 129 transitions
Ensure Unique test removed 49 transitions
Reduce isomorphic transitions removed 178 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 14 with 179 rules applied. Total rules applied 1955 place count 451 transition count 828
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 15 with 1 rules applied. Total rules applied 1956 place count 450 transition count 828
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 16 with 1 Pre rules applied. Total rules applied 1956 place count 450 transition count 827
Deduced a syphon composed of 1 places in 7 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 1958 place count 449 transition count 827
Discarding 208 places :
Symmetric choice reduction at 16 with 208 rule applications. Total rules 2166 place count 241 transition count 504
Iterating global reduction 16 with 208 rules applied. Total rules applied 2374 place count 241 transition count 504
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 16 with 17 rules applied. Total rules applied 2391 place count 241 transition count 487
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 17 with 4 rules applied. Total rules applied 2395 place count 239 transition count 485
Drop transitions removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 17 with 17 rules applied. Total rules applied 2412 place count 239 transition count 468
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -16
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 18 with 8 rules applied. Total rules applied 2420 place count 235 transition count 484
Drop transitions removed 28 transitions
Redundant transition composition rules discarded 28 transitions
Iterating global reduction 18 with 28 rules applied. Total rules applied 2448 place count 235 transition count 456
Free-agglomeration rule applied 1 times.
Iterating global reduction 18 with 1 rules applied. Total rules applied 2449 place count 235 transition count 455
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Graph (complete) has 665 edges and 234 vertex of which 233 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 0 output transitions
Iterating post reduction 18 with 19 rules applied. Total rules applied 2468 place count 233 transition count 438
Discarding 16 places :
Symmetric choice reduction at 19 with 16 rule applications. Total rules 2484 place count 217 transition count 420
Iterating global reduction 19 with 16 rules applied. Total rules applied 2500 place count 217 transition count 420
Applied a total of 2500 rules in 405 ms. Remains 217 /1075 variables (removed 858) and now considering 420/3635 (removed 3215) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 405 ms. Remains : 217/1075 places, 420/3635 transitions.
Finished random walk after 5318 steps, including 1 resets, run visited all 2 properties in 32 ms. (steps per millisecond=166 )
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-08 07:32:48] [INFO ] Flatten gal took : 518 ms
[2023-03-08 07:32:48] [INFO ] Flatten gal took : 589 ms
[2023-03-08 07:32:50] [INFO ] Input system was already deterministic with 26483 transitions.
Computed a total of 4357 stabilizing places and 4357 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 792 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 794 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:32:53] [INFO ] Flatten gal took : 512 ms
[2023-03-08 07:32:53] [INFO ] Flatten gal took : 464 ms
[2023-03-08 07:32:55] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 757 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 761 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:32:56] [INFO ] Flatten gal took : 435 ms
[2023-03-08 07:32:56] [INFO ] Flatten gal took : 506 ms
[2023-03-08 07:32:57] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 765 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 766 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:32:59] [INFO ] Flatten gal took : 432 ms
[2023-03-08 07:32:59] [INFO ] Flatten gal took : 474 ms
[2023-03-08 07:33:00] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 779 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 781 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:02] [INFO ] Flatten gal took : 434 ms
[2023-03-08 07:33:02] [INFO ] Flatten gal took : 476 ms
[2023-03-08 07:33:03] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 789 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 790 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:05] [INFO ] Flatten gal took : 458 ms
[2023-03-08 07:33:05] [INFO ] Flatten gal took : 528 ms
[2023-03-08 07:33:06] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 824 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 824 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:08] [INFO ] Flatten gal took : 431 ms
[2023-03-08 07:33:08] [INFO ] Flatten gal took : 475 ms
[2023-03-08 07:33:09] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 839 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 840 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:11] [INFO ] Flatten gal took : 479 ms
[2023-03-08 07:33:11] [INFO ] Flatten gal took : 509 ms
[2023-03-08 07:33:12] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Graph (trivial) has 15838 edges and 17305 vertex of which 1361 / 17305 are part of one of the 91 SCC in 6 ms
Free SCC test removed 1270 places
Ensure Unique test removed 1344 transitions
Reduce isomorphic transitions removed 1344 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 7788 transitions
Trivial Post-agglo rules discarded 7788 transitions
Performed 7788 trivial Post agglomeration. Transition count delta: 7788
Iterating post reduction 0 with 7788 rules applied. Total rules applied 7789 place count 16034 transition count 17350
Reduce places removed 7788 places and 0 transitions.
Ensure Unique test removed 207 transitions
Reduce isomorphic transitions removed 207 transitions.
Drop transitions removed 200 transitions
Trivial Post-agglo rules discarded 200 transitions
Performed 200 trivial Post agglomeration. Transition count delta: 200
Iterating post reduction 1 with 8195 rules applied. Total rules applied 15984 place count 8246 transition count 16943
Reduce places removed 200 places and 0 transitions.
Ensure Unique test removed 62 transitions
Reduce isomorphic transitions removed 62 transitions.
Drop transitions removed 62 transitions
Trivial Post-agglo rules discarded 62 transitions
Performed 62 trivial Post agglomeration. Transition count delta: 62
Iterating post reduction 2 with 324 rules applied. Total rules applied 16308 place count 8046 transition count 16819
Reduce places removed 62 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 64 rules applied. Total rules applied 16372 place count 7984 transition count 16817
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 16374 place count 7982 transition count 16817
Performed 63 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 63 Pre rules applied. Total rules applied 16374 place count 7982 transition count 16754
Deduced a syphon composed of 63 places in 383 ms
Reduce places removed 63 places and 0 transitions.
Iterating global reduction 5 with 126 rules applied. Total rules applied 16500 place count 7919 transition count 16754
Discarding 2259 places :
Symmetric choice reduction at 5 with 2259 rule applications. Total rules 18759 place count 5660 transition count 14495
Iterating global reduction 5 with 2259 rules applied. Total rules applied 21018 place count 5660 transition count 14495
Performed 910 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 910 Pre rules applied. Total rules applied 21018 place count 5660 transition count 13585
Deduced a syphon composed of 910 places in 339 ms
Reduce places removed 910 places and 0 transitions.
Iterating global reduction 5 with 1820 rules applied. Total rules applied 22838 place count 4750 transition count 13585
Discarding 169 places :
Symmetric choice reduction at 5 with 169 rule applications. Total rules 23007 place count 4581 transition count 9596
Iterating global reduction 5 with 169 rules applied. Total rules applied 23176 place count 4581 transition count 9596
Ensure Unique test removed 135 transitions
Reduce isomorphic transitions removed 135 transitions.
Iterating post reduction 5 with 135 rules applied. Total rules applied 23311 place count 4581 transition count 9461
Performed 1196 Post agglomeration using F-continuation condition.Transition count delta: 1196
Deduced a syphon composed of 1196 places in 2 ms
Reduce places removed 1196 places and 0 transitions.
Iterating global reduction 6 with 2392 rules applied. Total rules applied 25703 place count 3385 transition count 8265
Renaming transitions due to excessive name length > 1024 char.
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 25704 place count 3384 transition count 8197
Iterating global reduction 6 with 1 rules applied. Total rules applied 25705 place count 3384 transition count 8197
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 6 with 14 rules applied. Total rules applied 25719 place count 3384 transition count 8183
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 6 with 7 rules applied. Total rules applied 25726 place count 3384 transition count 8176
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 25733 place count 3377 transition count 8176
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 25734 place count 3376 transition count 8175
Applied a total of 25734 rules in 4575 ms. Remains 3376 /17305 variables (removed 13929) and now considering 8175/26483 (removed 18308) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4577 ms. Remains : 3376/17305 places, 8175/26483 transitions.
[2023-03-08 07:33:17] [INFO ] Flatten gal took : 143 ms
[2023-03-08 07:33:17] [INFO ] Flatten gal took : 161 ms
[2023-03-08 07:33:18] [INFO ] Input system was already deterministic with 8175 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 799 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 800 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:19] [INFO ] Flatten gal took : 469 ms
[2023-03-08 07:33:19] [INFO ] Flatten gal took : 509 ms
[2023-03-08 07:33:20] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 813 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 814 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:22] [INFO ] Flatten gal took : 433 ms
[2023-03-08 07:33:22] [INFO ] Flatten gal took : 476 ms
[2023-03-08 07:33:23] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 783 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 784 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:25] [INFO ] Flatten gal took : 453 ms
[2023-03-08 07:33:25] [INFO ] Flatten gal took : 486 ms
[2023-03-08 07:33:26] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Graph (trivial) has 15833 edges and 17305 vertex of which 1384 / 17305 are part of one of the 90 SCC in 5 ms
Free SCC test removed 1294 places
Ensure Unique test removed 1370 transitions
Reduce isomorphic transitions removed 1370 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 7766 transitions
Trivial Post-agglo rules discarded 7766 transitions
Performed 7766 trivial Post agglomeration. Transition count delta: 7766
Iterating post reduction 0 with 7766 rules applied. Total rules applied 7767 place count 16010 transition count 17346
Reduce places removed 7766 places and 0 transitions.
Ensure Unique test removed 207 transitions
Reduce isomorphic transitions removed 207 transitions.
Drop transitions removed 200 transitions
Trivial Post-agglo rules discarded 200 transitions
Performed 200 trivial Post agglomeration. Transition count delta: 200
Iterating post reduction 1 with 8173 rules applied. Total rules applied 15940 place count 8244 transition count 16939
Reduce places removed 200 places and 0 transitions.
Ensure Unique test removed 62 transitions
Reduce isomorphic transitions removed 62 transitions.
Drop transitions removed 62 transitions
Trivial Post-agglo rules discarded 62 transitions
Performed 62 trivial Post agglomeration. Transition count delta: 62
Iterating post reduction 2 with 324 rules applied. Total rules applied 16264 place count 8044 transition count 16815
Reduce places removed 62 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 3 with 67 rules applied. Total rules applied 16331 place count 7982 transition count 16810
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 4 with 5 rules applied. Total rules applied 16336 place count 7977 transition count 16810
Performed 63 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 63 Pre rules applied. Total rules applied 16336 place count 7977 transition count 16747
Deduced a syphon composed of 63 places in 381 ms
Reduce places removed 63 places and 0 transitions.
Iterating global reduction 5 with 126 rules applied. Total rules applied 16462 place count 7914 transition count 16747
Discarding 2258 places :
Symmetric choice reduction at 5 with 2258 rule applications. Total rules 18720 place count 5656 transition count 14489
Iterating global reduction 5 with 2258 rules applied. Total rules applied 20978 place count 5656 transition count 14489
Performed 908 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 908 Pre rules applied. Total rules applied 20978 place count 5656 transition count 13581
Deduced a syphon composed of 908 places in 326 ms
Reduce places removed 908 places and 0 transitions.
Iterating global reduction 5 with 1816 rules applied. Total rules applied 22794 place count 4748 transition count 13581
Discarding 171 places :
Symmetric choice reduction at 5 with 171 rule applications. Total rules 22965 place count 4577 transition count 9395
Iterating global reduction 5 with 171 rules applied. Total rules applied 23136 place count 4577 transition count 9395
Ensure Unique test removed 136 transitions
Reduce isomorphic transitions removed 136 transitions.
Iterating post reduction 5 with 136 rules applied. Total rules applied 23272 place count 4577 transition count 9259
Performed 1191 Post agglomeration using F-continuation condition.Transition count delta: 1191
Deduced a syphon composed of 1191 places in 2 ms
Reduce places removed 1191 places and 0 transitions.
Iterating global reduction 6 with 2382 rules applied. Total rules applied 25654 place count 3386 transition count 8068
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 6 with 14 rules applied. Total rules applied 25668 place count 3386 transition count 8054
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 6 with 7 rules applied. Total rules applied 25675 place count 3386 transition count 8047
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 25682 place count 3379 transition count 8047
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 25683 place count 3378 transition count 8046
Applied a total of 25683 rules in 3992 ms. Remains 3378 /17305 variables (removed 13927) and now considering 8046/26483 (removed 18437) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3993 ms. Remains : 3378/17305 places, 8046/26483 transitions.
[2023-03-08 07:33:30] [INFO ] Flatten gal took : 153 ms
[2023-03-08 07:33:30] [INFO ] Flatten gal took : 172 ms
[2023-03-08 07:33:31] [INFO ] Input system was already deterministic with 8046 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Graph (trivial) has 15843 edges and 17305 vertex of which 1384 / 17305 are part of one of the 90 SCC in 6 ms
Free SCC test removed 1294 places
Ensure Unique test removed 1370 transitions
Reduce isomorphic transitions removed 1370 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 7777 transitions
Trivial Post-agglo rules discarded 7777 transitions
Performed 7777 trivial Post agglomeration. Transition count delta: 7777
Iterating post reduction 0 with 7777 rules applied. Total rules applied 7778 place count 16010 transition count 17335
Reduce places removed 7777 places and 0 transitions.
Ensure Unique test removed 207 transitions
Reduce isomorphic transitions removed 207 transitions.
Drop transitions removed 200 transitions
Trivial Post-agglo rules discarded 200 transitions
Performed 200 trivial Post agglomeration. Transition count delta: 200
Iterating post reduction 1 with 8184 rules applied. Total rules applied 15962 place count 8233 transition count 16928
Reduce places removed 200 places and 0 transitions.
Ensure Unique test removed 62 transitions
Reduce isomorphic transitions removed 62 transitions.
Drop transitions removed 62 transitions
Trivial Post-agglo rules discarded 62 transitions
Performed 62 trivial Post agglomeration. Transition count delta: 62
Iterating post reduction 2 with 324 rules applied. Total rules applied 16286 place count 8033 transition count 16804
Reduce places removed 62 places and 0 transitions.
Iterating post reduction 3 with 62 rules applied. Total rules applied 16348 place count 7971 transition count 16804
Performed 62 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 62 Pre rules applied. Total rules applied 16348 place count 7971 transition count 16742
Deduced a syphon composed of 62 places in 363 ms
Reduce places removed 62 places and 0 transitions.
Iterating global reduction 4 with 124 rules applied. Total rules applied 16472 place count 7909 transition count 16742
Discarding 2262 places :
Symmetric choice reduction at 4 with 2262 rule applications. Total rules 18734 place count 5647 transition count 14480
Iterating global reduction 4 with 2262 rules applied. Total rules applied 20996 place count 5647 transition count 14480
Performed 910 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 910 Pre rules applied. Total rules applied 20996 place count 5647 transition count 13570
Deduced a syphon composed of 910 places in 326 ms
Reduce places removed 910 places and 0 transitions.
Iterating global reduction 4 with 1820 rules applied. Total rules applied 22816 place count 4737 transition count 13570
Discarding 172 places :
Symmetric choice reduction at 4 with 172 rule applications. Total rules 22988 place count 4565 transition count 9438
Iterating global reduction 4 with 172 rules applied. Total rules applied 23160 place count 4565 transition count 9438
Ensure Unique test removed 138 transitions
Reduce isomorphic transitions removed 138 transitions.
Iterating post reduction 4 with 138 rules applied. Total rules applied 23298 place count 4565 transition count 9300
Performed 1191 Post agglomeration using F-continuation condition.Transition count delta: 1191
Deduced a syphon composed of 1191 places in 2 ms
Reduce places removed 1191 places and 0 transitions.
Iterating global reduction 5 with 2382 rules applied. Total rules applied 25680 place count 3374 transition count 8109
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 5 with 14 rules applied. Total rules applied 25694 place count 3374 transition count 8095
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 5 with 7 rules applied. Total rules applied 25701 place count 3374 transition count 8088
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 6 with 7 rules applied. Total rules applied 25708 place count 3367 transition count 8088
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 25709 place count 3366 transition count 8087
Applied a total of 25709 rules in 3983 ms. Remains 3366 /17305 variables (removed 13939) and now considering 8087/26483 (removed 18396) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3983 ms. Remains : 3366/17305 places, 8087/26483 transitions.
[2023-03-08 07:33:35] [INFO ] Flatten gal took : 145 ms
[2023-03-08 07:33:35] [INFO ] Flatten gal took : 159 ms
[2023-03-08 07:33:35] [INFO ] Input system was already deterministic with 8087 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 841 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 845 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:37] [INFO ] Flatten gal took : 435 ms
[2023-03-08 07:33:37] [INFO ] Flatten gal took : 491 ms
[2023-03-08 07:33:38] [INFO ] Input system was already deterministic with 26483 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Graph (trivial) has 15797 edges and 17305 vertex of which 1345 / 17305 are part of one of the 88 SCC in 6 ms
Free SCC test removed 1257 places
Ensure Unique test removed 1330 transitions
Reduce isomorphic transitions removed 1330 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 7776 transitions
Trivial Post-agglo rules discarded 7776 transitions
Performed 7776 trivial Post agglomeration. Transition count delta: 7776
Iterating post reduction 0 with 7776 rules applied. Total rules applied 7777 place count 16047 transition count 17376
Reduce places removed 7776 places and 0 transitions.
Ensure Unique test removed 203 transitions
Reduce isomorphic transitions removed 203 transitions.
Drop transitions removed 195 transitions
Trivial Post-agglo rules discarded 195 transitions
Performed 195 trivial Post agglomeration. Transition count delta: 195
Iterating post reduction 1 with 8174 rules applied. Total rules applied 15951 place count 8271 transition count 16978
Reduce places removed 195 places and 0 transitions.
Ensure Unique test removed 60 transitions
Reduce isomorphic transitions removed 60 transitions.
Drop transitions removed 60 transitions
Trivial Post-agglo rules discarded 60 transitions
Performed 60 trivial Post agglomeration. Transition count delta: 60
Iterating post reduction 2 with 315 rules applied. Total rules applied 16266 place count 8076 transition count 16858
Reduce places removed 60 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 3 with 64 rules applied. Total rules applied 16330 place count 8016 transition count 16854
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 16334 place count 8012 transition count 16854
Performed 77 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 77 Pre rules applied. Total rules applied 16334 place count 8012 transition count 16777
Deduced a syphon composed of 77 places in 374 ms
Reduce places removed 77 places and 0 transitions.
Iterating global reduction 5 with 154 rules applied. Total rules applied 16488 place count 7935 transition count 16777
Discarding 2266 places :
Symmetric choice reduction at 5 with 2266 rule applications. Total rules 18754 place count 5669 transition count 14511
Iterating global reduction 5 with 2266 rules applied. Total rules applied 21020 place count 5669 transition count 14511
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 5 with 8 rules applied. Total rules applied 21028 place count 5669 transition count 14503
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 6 rules applied. Total rules applied 21034 place count 5665 transition count 14501
Performed 907 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 907 Pre rules applied. Total rules applied 21034 place count 5665 transition count 13594
Deduced a syphon composed of 907 places in 335 ms
Reduce places removed 907 places and 0 transitions.
Iterating global reduction 7 with 1814 rules applied. Total rules applied 22848 place count 4758 transition count 13594
Discarding 167 places :
Symmetric choice reduction at 7 with 167 rule applications. Total rules 23015 place count 4591 transition count 9497
Iterating global reduction 7 with 167 rules applied. Total rules applied 23182 place count 4591 transition count 9497
Ensure Unique test removed 132 transitions
Reduce isomorphic transitions removed 132 transitions.
Iterating post reduction 7 with 132 rules applied. Total rules applied 23314 place count 4591 transition count 9365
Performed 1195 Post agglomeration using F-continuation condition.Transition count delta: 1195
Deduced a syphon composed of 1195 places in 2 ms
Reduce places removed 1195 places and 0 transitions.
Iterating global reduction 8 with 2390 rules applied. Total rules applied 25704 place count 3396 transition count 8170
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 8 with 16 rules applied. Total rules applied 25720 place count 3396 transition count 8154
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 8 with 9 rules applied. Total rules applied 25729 place count 3396 transition count 8145
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 9 with 9 rules applied. Total rules applied 25738 place count 3387 transition count 8145
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 25739 place count 3386 transition count 8144
Applied a total of 25739 rules in 4045 ms. Remains 3386 /17305 variables (removed 13919) and now considering 8144/26483 (removed 18339) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4045 ms. Remains : 3386/17305 places, 8144/26483 transitions.
[2023-03-08 07:33:43] [INFO ] Flatten gal took : 212 ms
[2023-03-08 07:33:43] [INFO ] Flatten gal took : 229 ms
[2023-03-08 07:33:43] [INFO ] Input system was already deterministic with 8144 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17305/17305 places, 26483/26483 transitions.
Applied a total of 0 rules in 773 ms. Remains 17305 /17305 variables (removed 0) and now considering 26483/26483 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 776 ms. Remains : 17305/17305 places, 26483/26483 transitions.
[2023-03-08 07:33:44] [INFO ] Flatten gal took : 429 ms
[2023-03-08 07:33:45] [INFO ] Flatten gal took : 488 ms
[2023-03-08 07:33:46] [INFO ] Input system was already deterministic with 26483 transitions.
[2023-03-08 07:33:46] [INFO ] Flatten gal took : 454 ms
[2023-03-08 07:33:47] [INFO ] Flatten gal took : 480 ms
[2023-03-08 07:33:47] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 8 ms.
[2023-03-08 07:33:47] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 17305 places, 26483 transitions and 73264 arcs took 82 ms.
Total runtime 113944 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCflexbar-PT-5b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/380
CTLFireability

FORMULA DLCflexbar-PT-5b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5b-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678262025022

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/380/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/380/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/380/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 834 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 839 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 844 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 849 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 879 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 884 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 889 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 894 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 899 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 904 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 909 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 914 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 919 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 924 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 929 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 934 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 939 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 944 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 949 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 954 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 959 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 964 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 33.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 969 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 974 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 979 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 984 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 19.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 4 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 989 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 4 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 994 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 4 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 999 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 4 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1004 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 4 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1009 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 4 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1014 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 4 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1019 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-11: DISJ 0 0 0 0 4 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1024 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 26.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 78 (type EXCL) for 45 DLCflexbar-PT-5b-CTLFireability-11
lola: time limit : 107 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 72 (type FNDP) for 45 DLCflexbar-PT-5b-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type EQUN) for 45 DLCflexbar-PT-5b-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 45 DLCflexbar-PT-5b-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type EXCL) for DLCflexbar-PT-5b-CTLFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 72 (type FNDP) for DLCflexbar-PT-5b-CTLFireability-11 (obsolete)
lola: CANCELED task # 73 (type EQUN) for DLCflexbar-PT-5b-CTLFireability-11 (obsolete)
lola: CANCELED task # 75 (type SRCH) for DLCflexbar-PT-5b-CTLFireability-11 (obsolete)
lola: FINISHED task # 75 (type SRCH) for DLCflexbar-PT-5b-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 72 (type FNDP) for DLCflexbar-PT-5b-CTLFireability-11
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/380/CTLFireability-73.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 73 (type EQUN) for DLCflexbar-PT-5b-CTLFireability-11
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1029 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1034 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1039 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1044 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1049 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 26.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 81 (type EXCL) for 60 DLCflexbar-PT-5b-CTLFireability-12
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:703
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 1 0 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-12: AGAF 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 EFEG EXCL 0/133 0/32 DLCflexbar-PT-5b-CTLFireability-12 --

Time elapsed: 1055 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 81 (type EXCL) for DLCflexbar-PT-5b-CTLFireability-12
lola: result : true
lola: markings : 911
lola: fired transitions : 911
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 32 DLCflexbar-PT-5b-CTLFireability-08
lola: time limit : 141 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 5/141 1/32 DLCflexbar-PT-5b-CTLFireability-08 7578 m, 1515 m/sec, 74035 t fired, .

Time elapsed: 1060 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 10/141 1/32 DLCflexbar-PT-5b-CTLFireability-08 18466 m, 2177 m/sec, 149157 t fired, .

Time elapsed: 1065 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 15/141 1/32 DLCflexbar-PT-5b-CTLFireability-08 30056 m, 2318 m/sec, 221751 t fired, .

Time elapsed: 1070 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 20/141 1/32 DLCflexbar-PT-5b-CTLFireability-08 41287 m, 2246 m/sec, 297969 t fired, .

Time elapsed: 1075 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 25/141 1/32 DLCflexbar-PT-5b-CTLFireability-08 52300 m, 2202 m/sec, 373757 t fired, .

Time elapsed: 1080 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 30/149 1/32 DLCflexbar-PT-5b-CTLFireability-08 64533 m, 2446 m/sec, 453946 t fired, .

Time elapsed: 1085 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 35/149 1/32 DLCflexbar-PT-5b-CTLFireability-08 76801 m, 2453 m/sec, 532983 t fired, .

Time elapsed: 1090 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 40/149 1/32 DLCflexbar-PT-5b-CTLFireability-08 88051 m, 2250 m/sec, 615033 t fired, .

Time elapsed: 1095 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 45/149 2/32 DLCflexbar-PT-5b-CTLFireability-08 100615 m, 2512 m/sec, 695697 t fired, .

Time elapsed: 1100 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 50/149 2/32 DLCflexbar-PT-5b-CTLFireability-08 114309 m, 2738 m/sec, 773699 t fired, .

Time elapsed: 1105 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 55/149 2/32 DLCflexbar-PT-5b-CTLFireability-08 126247 m, 2387 m/sec, 852628 t fired, .

Time elapsed: 1110 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 60/149 2/32 DLCflexbar-PT-5b-CTLFireability-08 136178 m, 1986 m/sec, 925388 t fired, .

Time elapsed: 1115 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 65/149 2/32 DLCflexbar-PT-5b-CTLFireability-08 149769 m, 2718 m/sec, 1002043 t fired, .

Time elapsed: 1120 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 70/149 2/32 DLCflexbar-PT-5b-CTLFireability-08 161921 m, 2430 m/sec, 1074733 t fired, .

Time elapsed: 1125 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 75/149 2/32 DLCflexbar-PT-5b-CTLFireability-08 174585 m, 2532 m/sec, 1153101 t fired, .

Time elapsed: 1130 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 80/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 184329 m, 1948 m/sec, 1224250 t fired, .

Time elapsed: 1135 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 85/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 192997 m, 1733 m/sec, 1285609 t fired, .

Time elapsed: 1140 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 90/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 198145 m, 1029 m/sec, 1316272 t fired, .

Time elapsed: 1145 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 95/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 203126 m, 996 m/sec, 1345969 t fired, .

Time elapsed: 1150 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 100/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 207040 m, 782 m/sec, 1369403 t fired, .

Time elapsed: 1155 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 108/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 212030 m, 998 m/sec, 1400969 t fired, .

Time elapsed: 1163 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 113/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 218764 m, 1346 m/sec, 1434464 t fired, .

Time elapsed: 1168 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 118/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 223464 m, 940 m/sec, 1465502 t fired, .

Time elapsed: 1173 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 123/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 227321 m, 771 m/sec, 1493067 t fired, .

Time elapsed: 1178 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 128/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 235114 m, 1558 m/sec, 1550206 t fired, .

Time elapsed: 1183 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 133/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 247471 m, 2471 m/sec, 1629952 t fired, .

Time elapsed: 1188 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-CTLFireability-11: DISJ true state space
DLCflexbar-PT-5b-CTLFireability-12: AGAF false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-5b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-08: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-5b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 AGEF EXCL 138/149 3/32 DLCflexbar-PT-5b-CTLFireability-08 254014 m, 1308 m/sec, 1669344 t fired, .

Time elapsed: 1193 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 498 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-5b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-5b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478500562"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-5b.tgz
mv DLCflexbar-PT-5b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;