Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478500553.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-5a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478500553
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.2M
-rw-r--r-- 1 mcc users 8.2K Feb 25 16:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 16:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 16:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 25 16:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 18:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 18:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 17:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 25 17:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.8M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-00
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-01
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-02
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-03
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-04
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-05
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-06
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-07
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-08
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-09
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-10
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-11
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-12
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-13
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-14
FORMULA_NAME DLCflexbar-PT-5a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678260406981

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-5a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 07:26:48] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 07:26:48] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 07:26:48] [INFO ] Load time of PNML (sax parser for PT used): 335 ms
[2023-03-08 07:26:49] [INFO ] Transformed 1415 places.
[2023-03-08 07:26:49] [INFO ] Transformed 10593 transitions.
[2023-03-08 07:26:49] [INFO ] Found NUPN structural information;
[2023-03-08 07:26:49] [INFO ] Parsed PT model containing 1415 places and 10593 transitions and 41484 arcs in 657 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 14 ms.
Ensure Unique test removed 1179 transitions
Reduce redundant transitions removed 1179 transitions.
Support contains 144 out of 1415 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1415/1415 places, 9414/9414 transitions.
Discarding 112 places :
Symmetric choice reduction at 0 with 112 rule applications. Total rules 112 place count 1303 transition count 7774
Iterating global reduction 0 with 112 rules applied. Total rules applied 224 place count 1303 transition count 7774
Ensure Unique test removed 46 transitions
Reduce isomorphic transitions removed 46 transitions.
Iterating post reduction 0 with 46 rules applied. Total rules applied 270 place count 1303 transition count 7728
Drop transitions removed 2432 transitions
Redundant transition composition rules discarded 2432 transitions
Iterating global reduction 1 with 2432 rules applied. Total rules applied 2702 place count 1303 transition count 5296
Applied a total of 2702 rules in 645 ms. Remains 1303 /1415 variables (removed 112) and now considering 5296/9414 (removed 4118) transitions.
[2023-03-08 07:26:49] [INFO ] Flow matrix only has 576 transitions (discarded 4720 similar events)
// Phase 1: matrix 576 rows 1303 cols
[2023-03-08 07:26:49] [INFO ] Computed 979 place invariants in 22 ms
[2023-03-08 07:26:56] [INFO ] Implicit Places using invariants in 6676 ms returned [393, 394, 395, 396, 398, 399, 400, 401, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 429, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 471, 472, 473, 474, 476, 478, 479, 481, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 527, 528, 529, 530, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 545, 546, 547, 548, 549, 550, 551, 552, 554, 555, 556, 557, 558, 560, 561, 562, 564, 565, 566, 567, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 591, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 652, 653, 654, 655, 657, 659, 662, 663, 664, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 686, 687, 688, 689, 690, 691, 692, 693, 695, 696, 698, 699, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 732, 733, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 770, 772, 773, 774, 775, 776, 777, 778, 780, 781, 782, 783, 784, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 821, 822, 823, 824, 825, 826, 827, 828, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 872, 873, 874, 875, 876, 878, 879, 880, 881, 882, 883, 885, 886, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 906, 908, 909, 910, 912, 913, 915, 916, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 929, 930, 931, 932, 933, 934, 935, 936, 938, 939, 940, 941, 942, 943, 944, 945, 947, 948, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 966, 967, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 984, 985, 986, 987, 989, 990, 991, 992, 993, 994, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1046, 1047, 1048, 1049, 1050, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1142, 1143, 1145, 1147, 1148, 1149, 1150, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1201, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1213, 1214, 1215, 1216, 1217, 1218, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1230, 1231, 1232, 1233, 1234, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1267, 1268, 1269, 1270, 1271, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302]
Discarding 818 places :
Ensure Unique test removed 4069 transitions
Reduce isomorphic transitions removed 4069 transitions.
Implicit Place search using SMT only with invariants took 6724 ms to find 818 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 485/1415 places, 1227/9414 transitions.
Drop transitions removed 474 transitions
Redundant transition composition rules discarded 474 transitions
Iterating global reduction 0 with 474 rules applied. Total rules applied 474 place count 485 transition count 753
Applied a total of 474 rules in 20 ms. Remains 485 /485 variables (removed 0) and now considering 753/1227 (removed 474) transitions.
[2023-03-08 07:26:56] [INFO ] Flow matrix only has 576 transitions (discarded 177 similar events)
// Phase 1: matrix 576 rows 485 cols
[2023-03-08 07:26:56] [INFO ] Computed 161 place invariants in 3 ms
[2023-03-08 07:26:56] [INFO ] Implicit Places using invariants in 76 ms returned []
[2023-03-08 07:26:56] [INFO ] Flow matrix only has 576 transitions (discarded 177 similar events)
[2023-03-08 07:26:56] [INFO ] Invariant cache hit.
[2023-03-08 07:26:56] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 07:26:56] [INFO ] Implicit Places using invariants and state equation in 297 ms returned []
Implicit Place search using SMT with State Equation took 376 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 485/1415 places, 753/9414 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 7766 ms. Remains : 485/1415 places, 753/9414 transitions.
Support contains 144 out of 485 places after structural reductions.
[2023-03-08 07:26:57] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-08 07:26:57] [INFO ] Flatten gal took : 97 ms
FORMULA DLCflexbar-PT-5a-CTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 07:26:57] [INFO ] Flatten gal took : 31 ms
[2023-03-08 07:26:57] [INFO ] Input system was already deterministic with 753 transitions.
Support contains 135 out of 485 places (down from 144) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 492 ms. (steps per millisecond=20 ) properties (out of 81) seen :55
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Running SMT prover for 26 properties.
[2023-03-08 07:26:58] [INFO ] Flow matrix only has 576 transitions (discarded 177 similar events)
[2023-03-08 07:26:58] [INFO ] Invariant cache hit.
[2023-03-08 07:26:58] [INFO ] After 315ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:26
[2023-03-08 07:26:58] [INFO ] [Nat]Absence check using 161 positive place invariants in 37 ms returned sat
[2023-03-08 07:26:58] [INFO ] After 375ms SMT Verify possible using all constraints in natural domain returned unsat :26 sat :0
Fused 26 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 26 atomic propositions for a total of 15 simplifications.
FORMULA DLCflexbar-PT-5a-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-5a-CTLCardinality-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 07:26:58] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-08 07:26:58] [INFO ] Flatten gal took : 28 ms
FORMULA DLCflexbar-PT-5a-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 07:26:58] [INFO ] Flatten gal took : 27 ms
[2023-03-08 07:26:58] [INFO ] Input system was already deterministic with 753 transitions.
Support contains 48 out of 485 places (down from 60) after GAL structural reductions.
Computed a total of 93 stabilizing places and 1 stable transitions
Graph (complete) has 913 edges and 485 vertex of which 393 are kept as prefixes of interest. Removing 92 places using SCC suffix rule.21 ms
Starting structural reductions in LTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Reduce places removed 91 places and 0 transitions.
Iterating post reduction 0 with 91 rules applied. Total rules applied 91 place count 394 transition count 753
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 117 place count 368 transition count 701
Iterating global reduction 1 with 26 rules applied. Total rules applied 143 place count 368 transition count 701
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 159 place count 368 transition count 685
Applied a total of 159 rules in 26 ms. Remains 368 /485 variables (removed 117) and now considering 685/753 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 368/485 places, 685/753 transitions.
[2023-03-08 07:26:58] [INFO ] Flatten gal took : 15 ms
[2023-03-08 07:26:58] [INFO ] Flatten gal took : 14 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 685 transitions.
Starting structural reductions in LTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Reduce places removed 91 places and 0 transitions.
Iterating post reduction 0 with 91 rules applied. Total rules applied 91 place count 394 transition count 753
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 117 place count 368 transition count 701
Iterating global reduction 1 with 26 rules applied. Total rules applied 143 place count 368 transition count 701
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 159 place count 368 transition count 685
Applied a total of 159 rules in 14 ms. Remains 368 /485 variables (removed 117) and now considering 685/753 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 368/485 places, 685/753 transitions.
[2023-03-08 07:26:59] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 30 ms
FORMULA DLCflexbar-PT-5a-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 19 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 685 transitions.
Support contains 0 out of 368 places (down from 2) after GAL structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Reduce places removed 83 places and 0 transitions.
Iterating post reduction 0 with 83 rules applied. Total rules applied 83 place count 402 transition count 753
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 105 place count 380 transition count 709
Iterating global reduction 1 with 22 rules applied. Total rules applied 127 place count 380 transition count 709
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 141 place count 380 transition count 695
Applied a total of 141 rules in 14 ms. Remains 380 /485 variables (removed 105) and now considering 695/753 (removed 58) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 380/485 places, 695/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 13 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 13 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 695 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Graph (trivial) has 752 edges and 485 vertex of which 392 / 485 are part of one of the 69 SCC in 3 ms
Free SCC test removed 323 places
Ensure Unique test removed 683 transitions
Reduce isomorphic transitions removed 683 transitions.
Graph (complete) has 230 edges and 162 vertex of which 71 are kept as prefixes of interest. Removing 91 places using SCC suffix rule.0 ms
Discarding 91 places :
Also discarding 0 output transitions
Discarding 68 places :
Symmetric choice reduction at 0 with 68 rule applications. Total rules 70 place count 3 transition count 2
Iterating global reduction 0 with 68 rules applied. Total rules applied 138 place count 3 transition count 2
Applied a total of 138 rules in 29 ms. Remains 3 /485 variables (removed 482) and now considering 2/753 (removed 751) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 3/485 places, 2/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 0 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 2 transitions.
Starting structural reductions in LTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Reduce places removed 88 places and 0 transitions.
Iterating post reduction 0 with 88 rules applied. Total rules applied 88 place count 397 transition count 753
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 112 place count 373 transition count 705
Iterating global reduction 1 with 24 rules applied. Total rules applied 136 place count 373 transition count 705
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 150 place count 373 transition count 691
Applied a total of 150 rules in 21 ms. Remains 373 /485 variables (removed 112) and now considering 691/753 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 373/485 places, 691/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 18 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 12 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 691 transitions.
Starting structural reductions in LTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Reduce places removed 89 places and 0 transitions.
Iterating post reduction 0 with 89 rules applied. Total rules applied 89 place count 396 transition count 753
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 113 place count 372 transition count 705
Iterating global reduction 1 with 24 rules applied. Total rules applied 137 place count 372 transition count 705
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 152 place count 372 transition count 690
Applied a total of 152 rules in 28 ms. Remains 372 /485 variables (removed 113) and now considering 690/753 (removed 63) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 372/485 places, 690/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 12 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 12 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Reduce places removed 92 places and 0 transitions.
Iterating post reduction 0 with 92 rules applied. Total rules applied 92 place count 393 transition count 753
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 118 place count 367 transition count 701
Iterating global reduction 1 with 26 rules applied. Total rules applied 144 place count 367 transition count 701
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 160 place count 367 transition count 685
Applied a total of 160 rules in 15 ms. Remains 367 /485 variables (removed 118) and now considering 685/753 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 367/485 places, 685/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 11 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 16 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 685 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Graph (trivial) has 740 edges and 485 vertex of which 385 / 485 are part of one of the 69 SCC in 1 ms
Free SCC test removed 316 places
Ensure Unique test removed 665 transitions
Reduce isomorphic transitions removed 665 transitions.
Graph (complete) has 248 edges and 169 vertex of which 77 are kept as prefixes of interest. Removing 92 places using SCC suffix rule.1 ms
Discarding 92 places :
Also discarding 0 output transitions
Reduce places removed 1 places and 1 transitions.
Reduce places removed 67 places and 0 transitions.
Ensure Unique test removed 66 transitions
Reduce isomorphic transitions removed 66 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 134 rules applied. Total rules applied 136 place count 9 transition count 20
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 137 place count 8 transition count 20
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 2 with 8 rules applied. Total rules applied 145 place count 8 transition count 12
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 146 place count 8 transition count 11
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 147 place count 7 transition count 11
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 148 place count 6 transition count 10
Iterating global reduction 4 with 1 rules applied. Total rules applied 149 place count 6 transition count 10
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 150 place count 6 transition count 9
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 152 place count 5 transition count 8
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 5 with 2 rules applied. Total rules applied 154 place count 5 transition count 6
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 5 with 1 rules applied. Total rules applied 155 place count 5 transition count 5
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 156 place count 4 transition count 5
Applied a total of 156 rules in 7 ms. Remains 4 /485 variables (removed 481) and now considering 5/753 (removed 748) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 4/485 places, 5/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 5 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Graph (trivial) has 746 edges and 485 vertex of which 387 / 485 are part of one of the 68 SCC in 2 ms
Free SCC test removed 319 places
Ensure Unique test removed 675 transitions
Reduce isomorphic transitions removed 675 transitions.
Graph (complete) has 238 edges and 166 vertex of which 75 are kept as prefixes of interest. Removing 91 places using SCC suffix rule.1 ms
Discarding 91 places :
Also discarding 0 output transitions
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 75 transition count 76
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 7 place count 73 transition count 75
Discarding 67 places :
Symmetric choice reduction at 2 with 67 rule applications. Total rules 74 place count 6 transition count 8
Iterating global reduction 2 with 67 rules applied. Total rules applied 141 place count 6 transition count 8
Applied a total of 141 rules in 7 ms. Remains 6 /485 variables (removed 479) and now considering 8/753 (removed 745) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 6/485 places, 8/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 0 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Graph (trivial) has 750 edges and 485 vertex of which 390 / 485 are part of one of the 69 SCC in 1 ms
Free SCC test removed 321 places
Ensure Unique test removed 680 transitions
Reduce isomorphic transitions removed 680 transitions.
Graph (complete) has 233 edges and 164 vertex of which 74 are kept as prefixes of interest. Removing 90 places using SCC suffix rule.0 ms
Discarding 90 places :
Also discarding 0 output transitions
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 74 transition count 72
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 73 transition count 72
Discarding 67 places :
Symmetric choice reduction at 2 with 67 rule applications. Total rules 71 place count 6 transition count 5
Iterating global reduction 2 with 67 rules applied. Total rules applied 138 place count 6 transition count 5
Applied a total of 138 rules in 6 ms. Remains 6 /485 variables (removed 479) and now considering 5/753 (removed 748) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 6/485 places, 5/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 0 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 0 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 5 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Graph (trivial) has 743 edges and 485 vertex of which 389 / 485 are part of one of the 69 SCC in 1 ms
Free SCC test removed 320 places
Ensure Unique test removed 674 transitions
Reduce isomorphic transitions removed 674 transitions.
Graph (complete) has 239 edges and 165 vertex of which 75 are kept as prefixes of interest. Removing 90 places using SCC suffix rule.0 ms
Discarding 90 places :
Also discarding 0 output transitions
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 67 place count 10 transition count 14
Iterating global reduction 0 with 65 rules applied. Total rules applied 132 place count 10 transition count 14
Applied a total of 132 rules in 4 ms. Remains 10 /485 variables (removed 475) and now considering 14/753 (removed 739) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 10/485 places, 14/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 1 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 0 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 14 transitions.
Starting structural reductions in LTL mode, iteration 0 : 485/485 places, 753/753 transitions.
Reduce places removed 92 places and 0 transitions.
Iterating post reduction 0 with 92 rules applied. Total rules applied 92 place count 393 transition count 753
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 118 place count 367 transition count 701
Iterating global reduction 1 with 26 rules applied. Total rules applied 144 place count 367 transition count 701
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 160 place count 367 transition count 685
Applied a total of 160 rules in 15 ms. Remains 367 /485 variables (removed 118) and now considering 685/753 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 367/485 places, 685/753 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 11 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 12 ms
[2023-03-08 07:26:59] [INFO ] Input system was already deterministic with 685 transitions.
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 15 ms
[2023-03-08 07:26:59] [INFO ] Flatten gal took : 16 ms
[2023-03-08 07:26:59] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-08 07:26:59] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 485 places, 753 transitions and 1666 arcs took 4 ms.
Total runtime 11316 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCflexbar-PT-5a
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375

FORMULA DLCflexbar-PT-5a-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-CTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-CTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 7402456 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16105144 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 37 (type SKEL/SRCH) for 0 DLCflexbar-PT-5a-CTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 37 (type SKEL/SRCH) for DLCflexbar-PT-5a-CTLCardinality-00
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 38 (type SKEL/SRCH) for 18 DLCflexbar-PT-5a-CTLCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 38 (type SKEL/SRCH) for DLCflexbar-PT-5a-CTLCardinality-10
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 40 (type SKEL/SRCH) for 21 DLCflexbar-PT-5a-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 40 (type SKEL/SRCH) for DLCflexbar-PT-5a-CTLCardinality-11
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 41 (type SKEL/SRCH) for 24 DLCflexbar-PT-5a-CTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 42 (type SKEL/SRCH) for 34 DLCflexbar-PT-5a-CTLCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 41 (type SKEL/SRCH) for DLCflexbar-PT-5a-CTLCardinality-12
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 16 (type CNST) for 15 DLCflexbar-PT-5a-CTLCardinality-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 16 (type CNST) for DLCflexbar-PT-5a-CTLCardinality-09
lola: result : true
lola: FINISHED task # 42 (type SKEL/SRCH) for DLCflexbar-PT-5a-CTLCardinality-15
lola: result : false
lola: markings : 4478
lola: fired transitions : 29839
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 44 (type SKEL/SRCH) for 27 DLCflexbar-PT-5a-CTLCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 44 (type SKEL/SRCH) for DLCflexbar-PT-5a-CTLCardinality-14
lola: result : false
lola: markings : 36
lola: fired transitions : 70
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 19 (type EXCL) for 18 DLCflexbar-PT-5a-CTLCardinality-10
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 19 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-10
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-5a-CTLCardinality-04
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 4 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-04
lola: result : true
lola: markings : 40
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-5a-CTLCardinality-06
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 10 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-06
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DLCflexbar-PT-5a-CTLCardinality-12
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-12
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:746
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 13 (type EXCL) for 12 DLCflexbar-PT-5a-CTLCardinality-08
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/514 2/32 DLCflexbar-PT-5a-CTLCardinality-08 305094 m, 61018 m/sec, 2337726 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/514 3/32 DLCflexbar-PT-5a-CTLCardinality-08 627659 m, 64513 m/sec, 4755767 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/514 4/32 DLCflexbar-PT-5a-CTLCardinality-08 943849 m, 63238 m/sec, 7165553 t fired, .

Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/514 6/32 DLCflexbar-PT-5a-CTLCardinality-08 1276484 m, 66527 m/sec, 9514932 t fired, .

Time elapsed: 20 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/514 7/32 DLCflexbar-PT-5a-CTLCardinality-08 1618951 m, 68493 m/sec, 11848841 t fired, .

Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/514 9/32 DLCflexbar-PT-5a-CTLCardinality-08 1960963 m, 68402 m/sec, 14252295 t fired, .

Time elapsed: 30 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/514 10/32 DLCflexbar-PT-5a-CTLCardinality-08 2282935 m, 64394 m/sec, 16698495 t fired, .

Time elapsed: 35 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/514 11/32 DLCflexbar-PT-5a-CTLCardinality-08 2604095 m, 64232 m/sec, 19129596 t fired, .

Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/514 13/32 DLCflexbar-PT-5a-CTLCardinality-08 2924310 m, 64043 m/sec, 21523695 t fired, .

Time elapsed: 45 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/514 14/32 DLCflexbar-PT-5a-CTLCardinality-08 3260734 m, 67284 m/sec, 23894248 t fired, .

Time elapsed: 50 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/514 15/32 DLCflexbar-PT-5a-CTLCardinality-08 3607562 m, 69365 m/sec, 26253798 t fired, .

Time elapsed: 55 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/514 17/32 DLCflexbar-PT-5a-CTLCardinality-08 3958066 m, 70100 m/sec, 28638328 t fired, .

Time elapsed: 60 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/514 18/32 DLCflexbar-PT-5a-CTLCardinality-08 4300448 m, 68476 m/sec, 31019626 t fired, .

Time elapsed: 65 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/514 20/32 DLCflexbar-PT-5a-CTLCardinality-08 4640376 m, 67985 m/sec, 33399375 t fired, .

Time elapsed: 70 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/514 21/32 DLCflexbar-PT-5a-CTLCardinality-08 4995010 m, 70926 m/sec, 35722864 t fired, .

Time elapsed: 75 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/514 23/32 DLCflexbar-PT-5a-CTLCardinality-08 5341396 m, 69277 m/sec, 38074916 t fired, .

Time elapsed: 80 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/514 24/32 DLCflexbar-PT-5a-CTLCardinality-08 5678219 m, 67364 m/sec, 40451139 t fired, .

Time elapsed: 85 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/514 25/32 DLCflexbar-PT-5a-CTLCardinality-08 6012294 m, 66815 m/sec, 42825114 t fired, .

Time elapsed: 90 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 95/514 27/32 DLCflexbar-PT-5a-CTLCardinality-08 6338177 m, 65176 m/sec, 45220770 t fired, .

Time elapsed: 95 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 100/514 28/32 DLCflexbar-PT-5a-CTLCardinality-08 6677493 m, 67863 m/sec, 47611811 t fired, .

Time elapsed: 100 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 105/514 29/32 DLCflexbar-PT-5a-CTLCardinality-08 7023027 m, 69106 m/sec, 49971014 t fired, .

Time elapsed: 105 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 110/514 31/32 DLCflexbar-PT-5a-CTLCardinality-08 7394017 m, 74198 m/sec, 52273783 t fired, .

Time elapsed: 110 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 115/514 32/32 DLCflexbar-PT-5a-CTLCardinality-08 7742297 m, 69656 m/sec, 54597102 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 13 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 35 (type EXCL) for 34 DLCflexbar-PT-5a-CTLCardinality-15
lola: time limit : 580 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/580 1/32 DLCflexbar-PT-5a-CTLCardinality-15 48907 m, 9781 m/sec, 2330562 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/580 1/32 DLCflexbar-PT-5a-CTLCardinality-15 97298 m, 9678 m/sec, 4625476 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/580 1/32 DLCflexbar-PT-5a-CTLCardinality-15 144965 m, 9533 m/sec, 6892286 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/580 1/32 DLCflexbar-PT-5a-CTLCardinality-15 192246 m, 9456 m/sec, 9137497 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/580 1/32 DLCflexbar-PT-5a-CTLCardinality-15 238602 m, 9271 m/sec, 11367315 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/580 2/32 DLCflexbar-PT-5a-CTLCardinality-15 284292 m, 9138 m/sec, 13579653 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/580 2/32 DLCflexbar-PT-5a-CTLCardinality-15 332078 m, 9557 m/sec, 15833314 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/580 2/32 DLCflexbar-PT-5a-CTLCardinality-15 380364 m, 9657 m/sec, 18086335 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/580 2/32 DLCflexbar-PT-5a-CTLCardinality-15 426865 m, 9300 m/sec, 20296409 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/580 2/32 DLCflexbar-PT-5a-CTLCardinality-15 472902 m, 9207 m/sec, 22498202 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/580 3/32 DLCflexbar-PT-5a-CTLCardinality-15 521169 m, 9653 m/sec, 24748314 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/580 3/32 DLCflexbar-PT-5a-CTLCardinality-15 568362 m, 9438 m/sec, 26966611 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/580 3/32 DLCflexbar-PT-5a-CTLCardinality-15 613399 m, 9007 m/sec, 29133495 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/580 3/32 DLCflexbar-PT-5a-CTLCardinality-15 658819 m, 9084 m/sec, 31329069 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/580 3/32 DLCflexbar-PT-5a-CTLCardinality-15 704769 m, 9190 m/sec, 33571069 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 80/580 4/32 DLCflexbar-PT-5a-CTLCardinality-15 750106 m, 9067 m/sec, 35786483 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 85/580 4/32 DLCflexbar-PT-5a-CTLCardinality-15 795419 m, 9062 m/sec, 37998344 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 90/580 4/32 DLCflexbar-PT-5a-CTLCardinality-15 842920 m, 9500 m/sec, 40213780 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 95/580 4/32 DLCflexbar-PT-5a-CTLCardinality-15 889744 m, 9364 m/sec, 42416661 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 100/580 4/32 DLCflexbar-PT-5a-CTLCardinality-15 935315 m, 9114 m/sec, 44599486 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 105/580 5/32 DLCflexbar-PT-5a-CTLCardinality-15 982607 m, 9458 m/sec, 46816785 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 110/580 5/32 DLCflexbar-PT-5a-CTLCardinality-15 1029723 m, 9423 m/sec, 49014137 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 115/580 5/32 DLCflexbar-PT-5a-CTLCardinality-15 1075587 m, 9172 m/sec, 51180911 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 120/580 5/32 DLCflexbar-PT-5a-CTLCardinality-15 1120671 m, 9016 m/sec, 53334279 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 125/580 5/32 DLCflexbar-PT-5a-CTLCardinality-15 1165431 m, 8952 m/sec, 55490304 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 130/580 6/32 DLCflexbar-PT-5a-CTLCardinality-15 1213495 m, 9612 m/sec, 57702979 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 135/580 6/32 DLCflexbar-PT-5a-CTLCardinality-15 1261210 m, 9543 m/sec, 59899476 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 140/580 6/32 DLCflexbar-PT-5a-CTLCardinality-15 1308413 m, 9440 m/sec, 62094155 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 145/580 6/32 DLCflexbar-PT-5a-CTLCardinality-15 1356516 m, 9620 m/sec, 64301027 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 150/580 6/32 DLCflexbar-PT-5a-CTLCardinality-15 1402921 m, 9281 m/sec, 66464572 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 155/580 7/32 DLCflexbar-PT-5a-CTLCardinality-15 1449108 m, 9237 m/sec, 68641945 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 160/580 7/32 DLCflexbar-PT-5a-CTLCardinality-15 1493399 m, 8858 m/sec, 70781429 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 165/580 7/32 DLCflexbar-PT-5a-CTLCardinality-15 1538518 m, 9023 m/sec, 72947422 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 170/580 7/32 DLCflexbar-PT-5a-CTLCardinality-15 1583365 m, 8969 m/sec, 75117044 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 175/580 7/32 DLCflexbar-PT-5a-CTLCardinality-15 1628054 m, 8937 m/sec, 77278666 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 180/580 7/32 DLCflexbar-PT-5a-CTLCardinality-15 1672914 m, 8972 m/sec, 79441278 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 185/580 8/32 DLCflexbar-PT-5a-CTLCardinality-15 1720176 m, 9452 m/sec, 81633411 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 190/580 8/32 DLCflexbar-PT-5a-CTLCardinality-15 1768616 m, 9688 m/sec, 83858582 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 195/580 8/32 DLCflexbar-PT-5a-CTLCardinality-15 1815848 m, 9446 m/sec, 86056751 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 200/580 8/32 DLCflexbar-PT-5a-CTLCardinality-15 1863437 m, 9517 m/sec, 88262445 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 205/580 8/32 DLCflexbar-PT-5a-CTLCardinality-15 1911539 m, 9620 m/sec, 90477030 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 210/580 9/32 DLCflexbar-PT-5a-CTLCardinality-15 1958170 m, 9326 m/sec, 92661392 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 215/580 9/32 DLCflexbar-PT-5a-CTLCardinality-15 2003826 m, 9131 m/sec, 94823699 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 220/580 9/32 DLCflexbar-PT-5a-CTLCardinality-15 2051023 m, 9439 m/sec, 97025776 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 225/580 9/32 DLCflexbar-PT-5a-CTLCardinality-15 2097939 m, 9383 m/sec, 99221466 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 230/580 9/32 DLCflexbar-PT-5a-CTLCardinality-15 2144511 m, 9314 m/sec, 101410399 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 235/580 10/32 DLCflexbar-PT-5a-CTLCardinality-15 2191500 m, 9397 m/sec, 103602480 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 240/580 10/32 DLCflexbar-PT-5a-CTLCardinality-15 2237325 m, 9165 m/sec, 105770322 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 245/580 10/32 DLCflexbar-PT-5a-CTLCardinality-15 2282000 m, 8935 m/sec, 107914286 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 250/580 10/32 DLCflexbar-PT-5a-CTLCardinality-15 2327021 m, 9004 m/sec, 110066900 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 255/580 10/32 DLCflexbar-PT-5a-CTLCardinality-15 2372322 m, 9060 m/sec, 112227074 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 260/580 11/32 DLCflexbar-PT-5a-CTLCardinality-15 2416727 m, 8881 m/sec, 114369703 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 265/580 11/32 DLCflexbar-PT-5a-CTLCardinality-15 2461574 m, 8969 m/sec, 116517725 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 270/580 11/32 DLCflexbar-PT-5a-CTLCardinality-15 2506479 m, 8981 m/sec, 118675798 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 275/580 11/32 DLCflexbar-PT-5a-CTLCardinality-15 2550777 m, 8859 m/sec, 120816655 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 280/580 11/32 DLCflexbar-PT-5a-CTLCardinality-15 2594812 m, 8807 m/sec, 122950503 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 285/580 11/32 DLCflexbar-PT-5a-CTLCardinality-15 2638524 m, 8742 m/sec, 125076685 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 290/580 12/32 DLCflexbar-PT-5a-CTLCardinality-15 2682935 m, 8882 m/sec, 127220195 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 295/580 12/32 DLCflexbar-PT-5a-CTLCardinality-15 2728670 m, 9147 m/sec, 129418681 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 300/580 12/32 DLCflexbar-PT-5a-CTLCardinality-15 2773609 m, 8987 m/sec, 131622145 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 305/580 12/32 DLCflexbar-PT-5a-CTLCardinality-15 2818555 m, 8989 m/sec, 133830366 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 310/580 12/32 DLCflexbar-PT-5a-CTLCardinality-15 2863245 m, 8938 m/sec, 136026443 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 315/580 13/32 DLCflexbar-PT-5a-CTLCardinality-15 2908440 m, 9039 m/sec, 138223051 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 320/580 13/32 DLCflexbar-PT-5a-CTLCardinality-15 2953107 m, 8933 m/sec, 140415755 t fired, .

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 325/580 13/32 DLCflexbar-PT-5a-CTLCardinality-15 2997542 m, 8887 m/sec, 142606036 t fired, .

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 330/580 13/32 DLCflexbar-PT-5a-CTLCardinality-15 3042072 m, 8906 m/sec, 144803236 t fired, .

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 335/580 13/32 DLCflexbar-PT-5a-CTLCardinality-15 3087574 m, 9100 m/sec, 146995005 t fired, .

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 340/580 14/32 DLCflexbar-PT-5a-CTLCardinality-15 3132744 m, 9034 m/sec, 149174524 t fired, .

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 345/580 14/32 DLCflexbar-PT-5a-CTLCardinality-15 3176707 m, 8792 m/sec, 151348681 t fired, .

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 350/580 14/32 DLCflexbar-PT-5a-CTLCardinality-15 3221094 m, 8877 m/sec, 153533370 t fired, .

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 355/580 14/32 DLCflexbar-PT-5a-CTLCardinality-15 3265957 m, 8972 m/sec, 155716525 t fired, .

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 360/580 14/32 DLCflexbar-PT-5a-CTLCardinality-15 3309827 m, 8774 m/sec, 157888635 t fired, .

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 365/580 14/32 DLCflexbar-PT-5a-CTLCardinality-15 3354356 m, 8905 m/sec, 160054233 t fired, .

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 370/580 15/32 DLCflexbar-PT-5a-CTLCardinality-15 3399143 m, 8957 m/sec, 162227916 t fired, .

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 375/580 15/32 DLCflexbar-PT-5a-CTLCardinality-15 3443170 m, 8805 m/sec, 164403554 t fired, .

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 380/580 15/32 DLCflexbar-PT-5a-CTLCardinality-15 3486990 m, 8764 m/sec, 166577415 t fired, .

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 385/580 15/32 DLCflexbar-PT-5a-CTLCardinality-15 3530977 m, 8797 m/sec, 168752602 t fired, .

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 390/580 15/32 DLCflexbar-PT-5a-CTLCardinality-15 3575319 m, 8868 m/sec, 170928586 t fired, .

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 395/580 16/32 DLCflexbar-PT-5a-CTLCardinality-15 3619463 m, 8828 m/sec, 173104785 t fired, .

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 400/580 16/32 DLCflexbar-PT-5a-CTLCardinality-15 3664432 m, 8993 m/sec, 175279347 t fired, .

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 405/580 16/32 DLCflexbar-PT-5a-CTLCardinality-15 3708118 m, 8737 m/sec, 177444097 t fired, .

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 410/580 16/32 DLCflexbar-PT-5a-CTLCardinality-15 3752651 m, 8906 m/sec, 179615852 t fired, .

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 415/580 16/32 DLCflexbar-PT-5a-CTLCardinality-15 3796329 m, 8735 m/sec, 181776073 t fired, .

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 420/580 16/32 DLCflexbar-PT-5a-CTLCardinality-15 3841096 m, 8953 m/sec, 183964300 t fired, .

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 425/580 17/32 DLCflexbar-PT-5a-CTLCardinality-15 3885572 m, 8895 m/sec, 186141966 t fired, .

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 430/580 17/32 DLCflexbar-PT-5a-CTLCardinality-15 3931542 m, 9194 m/sec, 188340166 t fired, .

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 435/580 17/32 DLCflexbar-PT-5a-CTLCardinality-15 3976466 m, 8984 m/sec, 190533446 t fired, .

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 440/580 17/32 DLCflexbar-PT-5a-CTLCardinality-15 4020452 m, 8797 m/sec, 192703586 t fired, .

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 445/580 17/32 DLCflexbar-PT-5a-CTLCardinality-15 4064135 m, 8736 m/sec, 194861277 t fired, .

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 450/580 18/32 DLCflexbar-PT-5a-CTLCardinality-15 4108537 m, 8880 m/sec, 197014985 t fired, .

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 455/580 18/32 DLCflexbar-PT-5a-CTLCardinality-15 4153972 m, 9087 m/sec, 199181750 t fired, .

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 460/580 18/32 DLCflexbar-PT-5a-CTLCardinality-15 4198122 m, 8830 m/sec, 201345902 t fired, .

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 465/580 18/32 DLCflexbar-PT-5a-CTLCardinality-15 4242458 m, 8867 m/sec, 203508651 t fired, .

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 470/580 18/32 DLCflexbar-PT-5a-CTLCardinality-15 4287203 m, 8949 m/sec, 205673657 t fired, .

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 475/580 19/32 DLCflexbar-PT-5a-CTLCardinality-15 4331846 m, 8928 m/sec, 207835635 t fired, .

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 480/580 19/32 DLCflexbar-PT-5a-CTLCardinality-15 4376055 m, 8841 m/sec, 209991684 t fired, .

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 485/580 19/32 DLCflexbar-PT-5a-CTLCardinality-15 4421170 m, 9023 m/sec, 212155892 t fired, .

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 490/580 19/32 DLCflexbar-PT-5a-CTLCardinality-15 4466077 m, 8981 m/sec, 214321546 t fired, .

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 495/580 19/32 DLCflexbar-PT-5a-CTLCardinality-15 4511319 m, 9048 m/sec, 216488916 t fired, .

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 500/580 19/32 DLCflexbar-PT-5a-CTLCardinality-15 4554965 m, 8729 m/sec, 218650262 t fired, .

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 505/580 20/32 DLCflexbar-PT-5a-CTLCardinality-15 4602888 m, 9584 m/sec, 220878192 t fired, .

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 510/580 20/32 DLCflexbar-PT-5a-CTLCardinality-15 4652702 m, 9962 m/sec, 223122753 t fired, .

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 515/580 20/32 DLCflexbar-PT-5a-CTLCardinality-15 4699981 m, 9455 m/sec, 225315890 t fired, .

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 520/580 20/32 DLCflexbar-PT-5a-CTLCardinality-15 4748494 m, 9702 m/sec, 227533029 t fired, .

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 525/580 20/32 DLCflexbar-PT-5a-CTLCardinality-15 4797695 m, 9840 m/sec, 229757455 t fired, .

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 530/580 21/32 DLCflexbar-PT-5a-CTLCardinality-15 4845474 m, 9555 m/sec, 231951250 t fired, .

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 535/580 21/32 DLCflexbar-PT-5a-CTLCardinality-15 4891939 m, 9293 m/sec, 234119279 t fired, .

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 540/580 21/32 DLCflexbar-PT-5a-CTLCardinality-15 4939709 m, 9554 m/sec, 236318949 t fired, .

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 545/580 21/32 DLCflexbar-PT-5a-CTLCardinality-15 4987687 m, 9595 m/sec, 238521830 t fired, .

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 550/580 21/32 DLCflexbar-PT-5a-CTLCardinality-15 5033930 m, 9248 m/sec, 240688291 t fired, .

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 555/580 22/32 DLCflexbar-PT-5a-CTLCardinality-15 5079670 m, 9148 m/sec, 242846279 t fired, .

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 560/580 22/32 DLCflexbar-PT-5a-CTLCardinality-15 5127089 m, 9483 m/sec, 245035643 t fired, .

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 565/580 22/32 DLCflexbar-PT-5a-CTLCardinality-15 5175022 m, 9586 m/sec, 247234562 t fired, .

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 570/580 22/32 DLCflexbar-PT-5a-CTLCardinality-15 5220768 m, 9149 m/sec, 249384812 t fired, .

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 575/580 22/32 DLCflexbar-PT-5a-CTLCardinality-15 5266040 m, 9054 m/sec, 251530219 t fired, .

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 580/580 23/32 DLCflexbar-PT-5a-CTLCardinality-15 5312010 m, 9194 m/sec, 253690028 t fired, .

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 35 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-00: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-5a-CTLCardinality-00
lola: time limit : 579 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 35 (type EXCL) for 34 DLCflexbar-PT-5a-CTLCardinality-15
lola: time limit : 2895 sec
lola: memory limit: 5 pages
lola: FINISHED task # 1 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-00
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/579 1/5 DLCflexbar-PT-5a-CTLCardinality-15 48980 m, -1052606 m/sec, 2333864 t fired, .

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/579 1/5 DLCflexbar-PT-5a-CTLCardinality-15 97586 m, 9721 m/sec, 4639359 t fired, .

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/579 1/5 DLCflexbar-PT-5a-CTLCardinality-15 146385 m, 9759 m/sec, 6959261 t fired, .

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/579 1/5 DLCflexbar-PT-5a-CTLCardinality-15 193624 m, 9447 m/sec, 9203291 t fired, .

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/579 2/5 DLCflexbar-PT-5a-CTLCardinality-15 240000 m, 9275 m/sec, 11433602 t fired, .

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/579 2/5 DLCflexbar-PT-5a-CTLCardinality-15 285657 m, 9131 m/sec, 13644493 t fired, .

Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/579 2/5 DLCflexbar-PT-5a-CTLCardinality-15 333263 m, 9521 m/sec, 15890382 t fired, .

Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/579 2/5 DLCflexbar-PT-5a-CTLCardinality-15 381278 m, 9603 m/sec, 18129361 t fired, .

Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/579 2/5 DLCflexbar-PT-5a-CTLCardinality-15 427609 m, 9266 m/sec, 20331753 t fired, .

Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/579 2/5 DLCflexbar-PT-5a-CTLCardinality-15 473463 m, 9170 m/sec, 22523909 t fired, .

Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/579 3/5 DLCflexbar-PT-5a-CTLCardinality-15 521542 m, 9615 m/sec, 24765578 t fired, .

Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/579 3/5 DLCflexbar-PT-5a-CTLCardinality-15 568553 m, 9402 m/sec, 26975770 t fired, .

Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/579 3/5 DLCflexbar-PT-5a-CTLCardinality-15 613731 m, 9035 m/sec, 29150451 t fired, .

Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/579 3/5 DLCflexbar-PT-5a-CTLCardinality-15 659165 m, 9086 m/sec, 31346168 t fired, .

Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/579 3/5 DLCflexbar-PT-5a-CTLCardinality-15 704918 m, 9150 m/sec, 33578396 t fired, .

Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 80/579 4/5 DLCflexbar-PT-5a-CTLCardinality-15 749723 m, 8961 m/sec, 35767777 t fired, .

Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 85/579 4/5 DLCflexbar-PT-5a-CTLCardinality-15 794906 m, 9036 m/sec, 37973383 t fired, .

Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 90/579 4/5 DLCflexbar-PT-5a-CTLCardinality-15 842984 m, 9615 m/sec, 40216709 t fired, .

Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 95/579 4/5 DLCflexbar-PT-5a-CTLCardinality-15 890273 m, 9457 m/sec, 42441035 t fired, .

Time elapsed: 800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 100/579 4/5 DLCflexbar-PT-5a-CTLCardinality-15 936052 m, 9155 m/sec, 44635634 t fired, .

Time elapsed: 805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 105/579 5/5 DLCflexbar-PT-5a-CTLCardinality-15 983539 m, 9497 m/sec, 46860482 t fired, .

Time elapsed: 810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 110/579 5/5 DLCflexbar-PT-5a-CTLCardinality-15 1031116 m, 9515 m/sec, 49079911 t fired, .

Time elapsed: 815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 115/579 5/5 DLCflexbar-PT-5a-CTLCardinality-15 1077475 m, 9271 m/sec, 51273000 t fired, .

Time elapsed: 820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 120/579 5/5 DLCflexbar-PT-5a-CTLCardinality-15 1123099 m, 9124 m/sec, 53451662 t fired, .

Time elapsed: 825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 125/579 5/5 DLCflexbar-PT-5a-CTLCardinality-15 1168077 m, 8995 m/sec, 55616730 t fired, .

Time elapsed: 830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 35 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-05: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-11: AGAF 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-CTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-5a-CTLCardinality-05
lola: time limit : 691 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-05
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 21 DLCflexbar-PT-5a-CTLCardinality-11
lola: time limit : 921 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-11
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 27 DLCflexbar-PT-5a-CTLCardinality-14
lola: time limit : 1382 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DLCflexbar-PT-5a-CTLCardinality-14
lola: result : true
lola: markings : 3
lola: fired transitions : 72
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-CTLCardinality-00: EXEF true state space /EXEF
DLCflexbar-PT-5a-CTLCardinality-04: CTL true CTL model checker
DLCflexbar-PT-5a-CTLCardinality-05: AGEF false tscc_search
DLCflexbar-PT-5a-CTLCardinality-06: CTL false CTL model checker
DLCflexbar-PT-5a-CTLCardinality-08: CTL unknown AGGR
DLCflexbar-PT-5a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-5a-CTLCardinality-10: EG true state space / EG
DLCflexbar-PT-5a-CTLCardinality-11: AGAF false state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-12: EFEG true state space /EFEG
DLCflexbar-PT-5a-CTLCardinality-14: CONJ false tscc_search
DLCflexbar-PT-5a-CTLCardinality-15: CTL unknown AGGR


Time elapsed: 3586 secs. Pages in use: 32