Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478400474.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-50a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478400474
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 7.4K Feb 26 15:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 15:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 26 15:39 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 15:39 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.1K Feb 26 15:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 15:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 15:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Feb 26 15:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 97K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-50a-CTLFireability-00
FORMULA_NAME DES-PT-50a-CTLFireability-01
FORMULA_NAME DES-PT-50a-CTLFireability-02
FORMULA_NAME DES-PT-50a-CTLFireability-03
FORMULA_NAME DES-PT-50a-CTLFireability-04
FORMULA_NAME DES-PT-50a-CTLFireability-05
FORMULA_NAME DES-PT-50a-CTLFireability-06
FORMULA_NAME DES-PT-50a-CTLFireability-07
FORMULA_NAME DES-PT-50a-CTLFireability-08
FORMULA_NAME DES-PT-50a-CTLFireability-09
FORMULA_NAME DES-PT-50a-CTLFireability-10
FORMULA_NAME DES-PT-50a-CTLFireability-11
FORMULA_NAME DES-PT-50a-CTLFireability-12
FORMULA_NAME DES-PT-50a-CTLFireability-13
FORMULA_NAME DES-PT-50a-CTLFireability-14
FORMULA_NAME DES-PT-50a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678253782044

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-50a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 05:36:23] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 05:36:23] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 05:36:23] [INFO ] Load time of PNML (sax parser for PT used): 59 ms
[2023-03-08 05:36:23] [INFO ] Transformed 314 places.
[2023-03-08 05:36:23] [INFO ] Transformed 271 transitions.
[2023-03-08 05:36:23] [INFO ] Found NUPN structural information;
[2023-03-08 05:36:23] [INFO ] Parsed PT model containing 314 places and 271 transitions and 1306 arcs in 124 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Ensure Unique test removed 14 transitions
Reduce redundant transitions removed 14 transitions.
Support contains 133 out of 314 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Applied a total of 0 rules in 25 ms. Remains 314 /314 variables (removed 0) and now considering 257/257 (removed 0) transitions.
// Phase 1: matrix 257 rows 314 cols
[2023-03-08 05:36:23] [INFO ] Computed 59 place invariants in 36 ms
[2023-03-08 05:36:24] [INFO ] Implicit Places using invariants in 555 ms returned []
[2023-03-08 05:36:24] [INFO ] Invariant cache hit.
[2023-03-08 05:36:24] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 05:36:24] [INFO ] Implicit Places using invariants and state equation in 428 ms returned []
Implicit Place search using SMT with State Equation took 1011 ms to find 0 implicit places.
[2023-03-08 05:36:24] [INFO ] Invariant cache hit.
[2023-03-08 05:36:24] [INFO ] Dead Transitions using invariants and state equation in 184 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1224 ms. Remains : 314/314 places, 257/257 transitions.
Support contains 133 out of 314 places after structural reductions.
[2023-03-08 05:36:25] [INFO ] Flatten gal took : 55 ms
[2023-03-08 05:36:25] [INFO ] Flatten gal took : 25 ms
[2023-03-08 05:36:25] [INFO ] Input system was already deterministic with 257 transitions.
Incomplete random walk after 10000 steps, including 216 resets, run finished after 425 ms. (steps per millisecond=23 ) properties (out of 90) seen :25
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Running SMT prover for 65 properties.
[2023-03-08 05:36:26] [INFO ] Invariant cache hit.
[2023-03-08 05:36:26] [INFO ] [Real]Absence check using 34 positive place invariants in 5 ms returned sat
[2023-03-08 05:36:26] [INFO ] [Real]Absence check using 34 positive and 25 generalized place invariants in 22 ms returned sat
[2023-03-08 05:36:26] [INFO ] After 622ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:65
[2023-03-08 05:36:27] [INFO ] [Nat]Absence check using 34 positive place invariants in 5 ms returned sat
[2023-03-08 05:36:27] [INFO ] [Nat]Absence check using 34 positive and 25 generalized place invariants in 81 ms returned sat
[2023-03-08 05:36:51] [INFO ] After 23071ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :61
[2023-03-08 05:36:51] [INFO ] State equation strengthened by 1 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-08 05:36:51] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-08 05:36:51] [INFO ] After 25019ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:65
Fused 65 Parikh solutions to 39 different solutions.
Parikh walk visited 50 properties in 1491 ms.
Support contains 23 out of 314 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 314/314 places, 257/257 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 314 transition count 255
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 313 transition count 254
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 313 transition count 254
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 1 with 4 rules applied. Total rules applied 8 place count 313 transition count 254
Applied a total of 8 rules in 73 ms. Remains 313 /314 variables (removed 1) and now considering 254/257 (removed 3) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 73 ms. Remains : 313/314 places, 254/257 transitions.
Incomplete random walk after 10000 steps, including 125 resets, run finished after 278 ms. (steps per millisecond=35 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 21 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 73 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 22 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 14 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 25 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 19 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 66 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 27 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 12) seen :0
Interrupted probabilistic random walk after 593264 steps, run timeout after 3001 ms. (steps per millisecond=197 ) properties seen :{}
Probabilistic random walk after 593264 steps, saw 85380 distinct states, run finished after 3005 ms. (steps per millisecond=197 ) properties seen :0
Running SMT prover for 12 properties.
// Phase 1: matrix 254 rows 313 cols
[2023-03-08 05:36:57] [INFO ] Computed 61 place invariants in 13 ms
[2023-03-08 05:36:57] [INFO ] [Real]Absence check using 37 positive place invariants in 7 ms returned sat
[2023-03-08 05:36:57] [INFO ] [Real]Absence check using 37 positive and 24 generalized place invariants in 17 ms returned sat
[2023-03-08 05:36:57] [INFO ] After 219ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:12
[2023-03-08 05:36:57] [INFO ] [Nat]Absence check using 37 positive place invariants in 8 ms returned sat
[2023-03-08 05:36:57] [INFO ] [Nat]Absence check using 37 positive and 24 generalized place invariants in 94 ms returned sat
[2023-03-08 05:36:58] [INFO ] After 683ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :11
[2023-03-08 05:36:58] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 05:36:58] [INFO ] After 433ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :1 sat :11
[2023-03-08 05:36:59] [INFO ] Deduced a trap composed of 10 places in 95 ms of which 3 ms to minimize.
[2023-03-08 05:36:59] [INFO ] Deduced a trap composed of 12 places in 52 ms of which 0 ms to minimize.
[2023-03-08 05:36:59] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 192 ms
[2023-03-08 05:36:59] [INFO ] Deduced a trap composed of 7 places in 45 ms of which 1 ms to minimize.
[2023-03-08 05:36:59] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 75 ms
[2023-03-08 05:36:59] [INFO ] After 1336ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :11
Attempting to minimize the solution found.
Minimization took 470 ms.
[2023-03-08 05:37:00] [INFO ] After 2810ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :11
Fused 12 Parikh solutions to 11 different solutions.
Parikh walk visited 0 properties in 672 ms.
Support contains 21 out of 313 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 313/313 places, 254/254 transitions.
Applied a total of 0 rules in 13 ms. Remains 313 /313 variables (removed 0) and now considering 254/254 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 313/313 places, 254/254 transitions.
Incomplete random walk after 10000 steps, including 124 resets, run finished after 215 ms. (steps per millisecond=46 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 73 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 25 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 13 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 27 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 27 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 67 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 28 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 17 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 11) seen :0
Interrupted probabilistic random walk after 615170 steps, run timeout after 3001 ms. (steps per millisecond=204 ) properties seen :{}
Probabilistic random walk after 615170 steps, saw 88446 distinct states, run finished after 3001 ms. (steps per millisecond=204 ) properties seen :0
Running SMT prover for 11 properties.
[2023-03-08 05:37:04] [INFO ] Invariant cache hit.
[2023-03-08 05:37:04] [INFO ] [Real]Absence check using 37 positive place invariants in 6 ms returned sat
[2023-03-08 05:37:04] [INFO ] [Real]Absence check using 37 positive and 24 generalized place invariants in 32 ms returned sat
[2023-03-08 05:37:05] [INFO ] After 423ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-08 05:37:05] [INFO ] [Nat]Absence check using 37 positive place invariants in 6 ms returned sat
[2023-03-08 05:37:05] [INFO ] [Nat]Absence check using 37 positive and 24 generalized place invariants in 74 ms returned sat
[2023-03-08 05:37:06] [INFO ] After 644ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-08 05:37:06] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 05:37:06] [INFO ] After 479ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :11
[2023-03-08 05:37:06] [INFO ] Deduced a trap composed of 9 places in 47 ms of which 1 ms to minimize.
[2023-03-08 05:37:06] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 110 ms
[2023-03-08 05:37:07] [INFO ] After 1215ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 456 ms.
[2023-03-08 05:37:07] [INFO ] After 2663ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Parikh walk visited 0 properties in 400 ms.
Support contains 21 out of 313 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 313/313 places, 254/254 transitions.
Applied a total of 0 rules in 11 ms. Remains 313 /313 variables (removed 0) and now considering 254/254 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11 ms. Remains : 313/313 places, 254/254 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 313/313 places, 254/254 transitions.
Applied a total of 0 rules in 11 ms. Remains 313 /313 variables (removed 0) and now considering 254/254 (removed 0) transitions.
[2023-03-08 05:37:08] [INFO ] Invariant cache hit.
[2023-03-08 05:37:08] [INFO ] Implicit Places using invariants in 306 ms returned [211]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 320 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 312/313 places, 254/254 transitions.
Applied a total of 0 rules in 19 ms. Remains 312 /312 variables (removed 0) and now considering 254/254 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 351 ms. Remains : 312/313 places, 254/254 transitions.
Incomplete random walk after 10000 steps, including 128 resets, run finished after 178 ms. (steps per millisecond=56 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 26 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 73 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 16 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 26 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 67 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 20 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 11) seen :0
Interrupted probabilistic random walk after 589745 steps, run timeout after 3001 ms. (steps per millisecond=196 ) properties seen :{}
Probabilistic random walk after 589745 steps, saw 84884 distinct states, run finished after 3001 ms. (steps per millisecond=196 ) properties seen :0
Running SMT prover for 11 properties.
// Phase 1: matrix 254 rows 312 cols
[2023-03-08 05:37:12] [INFO ] Computed 60 place invariants in 10 ms
[2023-03-08 05:37:12] [INFO ] [Real]Absence check using 36 positive place invariants in 7 ms returned sat
[2023-03-08 05:37:12] [INFO ] [Real]Absence check using 36 positive and 24 generalized place invariants in 27 ms returned sat
[2023-03-08 05:37:12] [INFO ] After 204ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-08 05:37:12] [INFO ] [Nat]Absence check using 36 positive place invariants in 6 ms returned sat
[2023-03-08 05:37:12] [INFO ] [Nat]Absence check using 36 positive and 24 generalized place invariants in 179 ms returned sat
[2023-03-08 05:37:13] [INFO ] After 885ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-08 05:37:13] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 05:37:15] [INFO ] After 1781ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :11
[2023-03-08 05:37:16] [INFO ] Deduced a trap composed of 9 places in 61 ms of which 0 ms to minimize.
[2023-03-08 05:37:16] [INFO ] Deduced a trap composed of 11 places in 49 ms of which 1 ms to minimize.
[2023-03-08 05:37:16] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 176 ms
[2023-03-08 05:37:16] [INFO ] Deduced a trap composed of 7 places in 37 ms of which 1 ms to minimize.
[2023-03-08 05:37:16] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 66 ms
[2023-03-08 05:37:16] [INFO ] Deduced a trap composed of 13 places in 63 ms of which 0 ms to minimize.
[2023-03-08 05:37:16] [INFO ] Deduced a trap composed of 12 places in 55 ms of which 1 ms to minimize.
[2023-03-08 05:37:16] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 182 ms
[2023-03-08 05:37:16] [INFO ] After 3032ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 508 ms.
[2023-03-08 05:37:17] [INFO ] After 5039ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Parikh walk visited 0 properties in 674 ms.
Support contains 21 out of 312 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 312/312 places, 254/254 transitions.
Applied a total of 0 rules in 14 ms. Remains 312 /312 variables (removed 0) and now considering 254/254 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 312/312 places, 254/254 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 312/312 places, 254/254 transitions.
Applied a total of 0 rules in 9 ms. Remains 312 /312 variables (removed 0) and now considering 254/254 (removed 0) transitions.
[2023-03-08 05:37:18] [INFO ] Invariant cache hit.
[2023-03-08 05:37:18] [INFO ] Implicit Places using invariants in 142 ms returned []
[2023-03-08 05:37:18] [INFO ] Invariant cache hit.
[2023-03-08 05:37:18] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 05:37:18] [INFO ] Implicit Places using invariants and state equation in 339 ms returned []
Implicit Place search using SMT with State Equation took 483 ms to find 0 implicit places.
[2023-03-08 05:37:18] [INFO ] Redundant transitions in 12 ms returned []
[2023-03-08 05:37:18] [INFO ] Invariant cache hit.
[2023-03-08 05:37:18] [INFO ] Dead Transitions using invariants and state equation in 137 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 651 ms. Remains : 312/312 places, 254/254 transitions.
Applied a total of 0 rules in 16 ms. Remains 312 /312 variables (removed 0) and now considering 254/254 (removed 0) transitions.
Running SMT prover for 11 properties.
[2023-03-08 05:37:18] [INFO ] Invariant cache hit.
[2023-03-08 05:37:18] [INFO ] [Real]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 05:37:18] [INFO ] [Real]Absence check using 36 positive and 24 generalized place invariants in 17 ms returned sat
[2023-03-08 05:37:18] [INFO ] After 180ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-08 05:37:19] [INFO ] [Nat]Absence check using 36 positive place invariants in 6 ms returned sat
[2023-03-08 05:37:19] [INFO ] [Nat]Absence check using 36 positive and 24 generalized place invariants in 18 ms returned sat
[2023-03-08 05:37:19] [INFO ] After 630ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-08 05:37:20] [INFO ] Deduced a trap composed of 7 places in 38 ms of which 1 ms to minimize.
[2023-03-08 05:37:20] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 70 ms
[2023-03-08 05:37:20] [INFO ] Deduced a trap composed of 10 places in 53 ms of which 1 ms to minimize.
[2023-03-08 05:37:20] [INFO ] Deduced a trap composed of 12 places in 46 ms of which 0 ms to minimize.
[2023-03-08 05:37:20] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 146 ms
[2023-03-08 05:37:20] [INFO ] After 1370ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 542 ms.
[2023-03-08 05:37:21] [INFO ] After 2152ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Successfully simplified 4 atomic propositions for a total of 16 simplifications.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 37 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 23 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 257 transitions.
Support contains 123 out of 314 places (down from 125) after GAL structural reductions.
Computed a total of 217 stabilizing places and 211 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 16 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 17 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 16 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 6 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 17 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 16 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Applied a total of 0 rules in 3 ms. Remains 314 /314 variables (removed 0) and now considering 257/257 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 314/314 places, 257/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 14 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 15 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 257 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 6 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 20 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 12 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 18 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 16 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 12 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 6 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 12 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 6 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 7 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 6 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 6 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in LTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 5 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 13 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:21] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 18 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:21] [INFO ] Flatten gal took : 18 ms
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:22] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 313 transition count 256
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 313 transition count 256
Applied a total of 2 rules in 27 ms. Remains 313 /314 variables (removed 1) and now considering 256/257 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 313/314 places, 256/257 transitions.
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 22 ms
[2023-03-08 05:37:22] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 312 transition count 256
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 2 place count 311 transition count 255
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 311 transition count 255
Applied a total of 3 rules in 33 ms. Remains 311 /314 variables (removed 3) and now considering 255/257 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 311/314 places, 255/257 transitions.
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:37:22] [INFO ] Input system was already deterministic with 255 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 314/314 places, 257/257 transitions.
Applied a total of 0 rules in 7 ms. Remains 314 /314 variables (removed 0) and now considering 257/257 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 314/314 places, 257/257 transitions.
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:37:22] [INFO ] Input system was already deterministic with 257 transitions.
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 29 ms
[2023-03-08 05:37:22] [INFO ] Flatten gal took : 12 ms
[2023-03-08 05:37:22] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 19 ms.
[2023-03-08 05:37:22] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 314 places, 257 transitions and 1242 arcs took 3 ms.
Total runtime 58895 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-50a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DES-PT-50a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-50a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-50a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-50a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-50a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-50a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-50a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-50a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678254734771

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 9 (type EXCL) for 6 DES-PT-50a-CTLFireability-02
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 9 (type EXCL) for DES-PT-50a-CTLFireability-02
lola: result : false
lola: markings : 45
lola: fired transitions : 134
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DES-PT-50a-CTLFireability-07
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 38 (type EXCL) for DES-PT-50a-CTLFireability-07
lola: result : false
lola: markings : 44
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DES-PT-50a-CTLFireability-05
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:736
lola: rewrite Frontend/Parser/formula_rewrite.k:696
lola: rewrite Frontend/Parser/formula_rewrite.k:736
lola: rewrite Frontend/Parser/formula_rewrite.k:696
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 4/257 3/32 DES-PT-50a-CTLFireability-05 417753 m, 83550 m/sec, 2839507 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/257 4/32 DES-PT-50a-CTLFireability-05 756015 m, 67652 m/sec, 5740644 t fired, .

Time elapsed: 11 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/257 6/32 DES-PT-50a-CTLFireability-05 1092309 m, 67258 m/sec, 8621399 t fired, .

Time elapsed: 16 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/257 8/32 DES-PT-50a-CTLFireability-05 1404697 m, 62477 m/sec, 11493162 t fired, .

Time elapsed: 21 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/257 9/32 DES-PT-50a-CTLFireability-05 1690025 m, 57065 m/sec, 14337825 t fired, .

Time elapsed: 26 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/257 11/32 DES-PT-50a-CTLFireability-05 2010145 m, 64024 m/sec, 17192834 t fired, .

Time elapsed: 31 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/257 13/32 DES-PT-50a-CTLFireability-05 2305446 m, 59060 m/sec, 20004281 t fired, .

Time elapsed: 36 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/257 14/32 DES-PT-50a-CTLFireability-05 2609275 m, 60765 m/sec, 22915142 t fired, .

Time elapsed: 41 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/257 16/32 DES-PT-50a-CTLFireability-05 2946922 m, 67529 m/sec, 25786393 t fired, .

Time elapsed: 46 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/257 18/32 DES-PT-50a-CTLFireability-05 3268870 m, 64389 m/sec, 28591473 t fired, .

Time elapsed: 51 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/257 20/32 DES-PT-50a-CTLFireability-05 3611220 m, 68470 m/sec, 31462074 t fired, .

Time elapsed: 56 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/257 21/32 DES-PT-50a-CTLFireability-05 3908812 m, 59518 m/sec, 34301523 t fired, .

Time elapsed: 61 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/257 23/32 DES-PT-50a-CTLFireability-05 4203066 m, 58850 m/sec, 37120850 t fired, .

Time elapsed: 66 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/257 24/32 DES-PT-50a-CTLFireability-05 4484614 m, 56309 m/sec, 39939763 t fired, .

Time elapsed: 71 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/257 26/32 DES-PT-50a-CTLFireability-05 4752729 m, 53623 m/sec, 42722482 t fired, .

Time elapsed: 76 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/257 27/32 DES-PT-50a-CTLFireability-05 5022121 m, 53878 m/sec, 45525347 t fired, .

Time elapsed: 81 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/257 28/32 DES-PT-50a-CTLFireability-05 5294236 m, 54423 m/sec, 48302835 t fired, .

Time elapsed: 86 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 90/257 30/32 DES-PT-50a-CTLFireability-05 5548929 m, 50938 m/sec, 51046585 t fired, .

Time elapsed: 91 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 95/257 31/32 DES-PT-50a-CTLFireability-05 5818838 m, 53981 m/sec, 53899316 t fired, .

Time elapsed: 96 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DES-PT-50a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DES-PT-50a-CTLFireability-10
lola: time limit : 269 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/269 5/32 DES-PT-50a-CTLFireability-10 797934 m, 159586 m/sec, 2687954 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/269 9/32 DES-PT-50a-CTLFireability-10 1570961 m, 154605 m/sec, 5289465 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/269 12/32 DES-PT-50a-CTLFireability-10 2212019 m, 128211 m/sec, 7906073 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/269 16/32 DES-PT-50a-CTLFireability-10 2891315 m, 135859 m/sec, 10615925 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/269 20/32 DES-PT-50a-CTLFireability-10 3700301 m, 161797 m/sec, 13427107 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/269 24/32 DES-PT-50a-CTLFireability-10 4475524 m, 155044 m/sec, 16126209 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/269 28/32 DES-PT-50a-CTLFireability-10 5215377 m, 147970 m/sec, 18873154 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 47 (type EXCL) for DES-PT-50a-CTLFireability-10
lola: result : false
lola: markings : 5445176
lola: fired transitions : 20551432
lola: time used : 37.000000
lola: memory pages used : 29
lola: LAUNCH task # 44 (type EXCL) for 43 DES-PT-50a-CTLFireability-09
lola: time limit : 288 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 3/288 2/32 DES-PT-50a-CTLFireability-09 253396 m, 50679 m/sec, 1283268 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 8/288 4/32 DES-PT-50a-CTLFireability-09 657603 m, 80841 m/sec, 4257129 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 13/288 6/32 DES-PT-50a-CTLFireability-09 1050143 m, 78508 m/sec, 7205724 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 18/288 8/32 DES-PT-50a-CTLFireability-09 1413328 m, 72637 m/sec, 10166395 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 23/288 10/32 DES-PT-50a-CTLFireability-09 1750645 m, 67463 m/sec, 13105962 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 28/288 12/32 DES-PT-50a-CTLFireability-09 2111664 m, 72203 m/sec, 16023458 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 33/288 13/32 DES-PT-50a-CTLFireability-09 2448251 m, 67317 m/sec, 18932344 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 38/288 15/32 DES-PT-50a-CTLFireability-09 2826072 m, 75564 m/sec, 21930557 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 43/288 17/32 DES-PT-50a-CTLFireability-09 3204307 m, 75647 m/sec, 24822011 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 48/288 19/32 DES-PT-50a-CTLFireability-09 3598006 m, 78739 m/sec, 27753858 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 53/288 21/32 DES-PT-50a-CTLFireability-09 3939812 m, 68361 m/sec, 30667745 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 58/288 23/32 DES-PT-50a-CTLFireability-09 4266765 m, 65390 m/sec, 33452701 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 63/288 25/32 DES-PT-50a-CTLFireability-09 4567106 m, 60068 m/sec, 36206242 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 68/288 26/32 DES-PT-50a-CTLFireability-09 4843447 m, 55268 m/sec, 38893741 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 73/288 28/32 DES-PT-50a-CTLFireability-09 5139539 m, 59218 m/sec, 41611764 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 78/288 29/32 DES-PT-50a-CTLFireability-09 5425332 m, 57158 m/sec, 44261605 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 83/288 31/32 DES-PT-50a-CTLFireability-09 5712384 m, 57410 m/sec, 47002083 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 88/288 32/32 DES-PT-50a-CTLFireability-09 6035044 m, 64532 m/sec, 49857796 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for DES-PT-50a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 DES-PT-50a-CTLFireability-08
lola: time limit : 306 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/306 3/32 DES-PT-50a-CTLFireability-08 359295 m, 71859 m/sec, 2855101 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/306 4/32 DES-PT-50a-CTLFireability-08 688809 m, 65902 m/sec, 5639859 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/306 6/32 DES-PT-50a-CTLFireability-08 960347 m, 54307 m/sec, 8452128 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/306 7/32 DES-PT-50a-CTLFireability-08 1239681 m, 55866 m/sec, 11254390 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/306 8/32 DES-PT-50a-CTLFireability-08 1501688 m, 52401 m/sec, 14064728 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/306 10/32 DES-PT-50a-CTLFireability-08 1743145 m, 48291 m/sec, 16874024 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/306 11/32 DES-PT-50a-CTLFireability-08 2042482 m, 59867 m/sec, 19658799 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/306 13/32 DES-PT-50a-CTLFireability-08 2345185 m, 60540 m/sec, 22494816 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/306 14/32 DES-PT-50a-CTLFireability-08 2631265 m, 57216 m/sec, 25244258 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/306 16/32 DES-PT-50a-CTLFireability-08 2929903 m, 59727 m/sec, 28090888 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/306 18/32 DES-PT-50a-CTLFireability-08 3257261 m, 65471 m/sec, 30892503 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/306 20/32 DES-PT-50a-CTLFireability-08 3578946 m, 64337 m/sec, 33695409 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/306 21/32 DES-PT-50a-CTLFireability-08 3876759 m, 59562 m/sec, 36439595 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/306 22/32 DES-PT-50a-CTLFireability-08 4161625 m, 56973 m/sec, 39189745 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 75/306 24/32 DES-PT-50a-CTLFireability-08 4474295 m, 62534 m/sec, 41876620 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 80/306 26/32 DES-PT-50a-CTLFireability-08 4793636 m, 63868 m/sec, 44663442 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 85/306 27/32 DES-PT-50a-CTLFireability-08 5091072 m, 59487 m/sec, 47496837 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 90/306 29/32 DES-PT-50a-CTLFireability-08 5378225 m, 57430 m/sec, 50248609 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 95/306 30/32 DES-PT-50a-CTLFireability-08 5613422 m, 47039 m/sec, 53014915 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 100/306 31/32 DES-PT-50a-CTLFireability-08 5861851 m, 49685 m/sec, 55781107 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 105/306 32/32 DES-PT-50a-CTLFireability-08 6101737 m, 47977 m/sec, 58543797 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DES-PT-50a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DES-PT-50a-CTLFireability-06
lola: time limit : 325 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/325 3/32 DES-PT-50a-CTLFireability-06 399240 m, 79848 m/sec, 2813211 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/325 5/32 DES-PT-50a-CTLFireability-06 767240 m, 73600 m/sec, 5541396 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/325 6/32 DES-PT-50a-CTLFireability-06 1087518 m, 64055 m/sec, 8218905 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/325 8/32 DES-PT-50a-CTLFireability-06 1429628 m, 68422 m/sec, 10970402 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/325 9/32 DES-PT-50a-CTLFireability-06 1712771 m, 56628 m/sec, 13678400 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/325 11/32 DES-PT-50a-CTLFireability-06 2038505 m, 65146 m/sec, 16387595 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/325 13/32 DES-PT-50a-CTLFireability-06 2366057 m, 65510 m/sec, 19157025 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/325 15/32 DES-PT-50a-CTLFireability-06 2687675 m, 64323 m/sec, 21873225 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/325 16/32 DES-PT-50a-CTLFireability-06 3010567 m, 64578 m/sec, 24583216 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/325 18/32 DES-PT-50a-CTLFireability-06 3367111 m, 71308 m/sec, 27259792 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/325 20/32 DES-PT-50a-CTLFireability-06 3719255 m, 70428 m/sec, 29975795 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/325 22/32 DES-PT-50a-CTLFireability-06 4019244 m, 59997 m/sec, 32618035 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/325 23/32 DES-PT-50a-CTLFireability-06 4361014 m, 68354 m/sec, 35342310 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/325 25/32 DES-PT-50a-CTLFireability-06 4714689 m, 70735 m/sec, 38057112 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/325 27/32 DES-PT-50a-CTLFireability-06 5039283 m, 64918 m/sec, 40802329 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 80/325 29/32 DES-PT-50a-CTLFireability-06 5356929 m, 63529 m/sec, 43467198 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 85/325 30/32 DES-PT-50a-CTLFireability-06 5660023 m, 60618 m/sec, 46135199 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 90/325 32/32 DES-PT-50a-CTLFireability-06 5938154 m, 55626 m/sec, 48773211 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DES-PT-50a-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 DES-PT-50a-CTLFireability-03
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DES-PT-50a-CTLFireability-03
lola: result : true
lola: markings : 44
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-50a-CTLFireability-01
lola: time limit : 395 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/395 2/32 DES-PT-50a-CTLFireability-01 258082 m, 51616 m/sec, 2764343 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/395 3/32 DES-PT-50a-CTLFireability-01 505288 m, 49441 m/sec, 5562393 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/395 4/32 DES-PT-50a-CTLFireability-01 741678 m, 47278 m/sec, 8271070 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/395 6/32 DES-PT-50a-CTLFireability-01 977603 m, 47185 m/sec, 10947115 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/395 7/32 DES-PT-50a-CTLFireability-01 1185712 m, 41621 m/sec, 13609689 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/395 8/32 DES-PT-50a-CTLFireability-01 1410889 m, 45035 m/sec, 16289598 t fired, .

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/395 9/32 DES-PT-50a-CTLFireability-01 1604343 m, 38690 m/sec, 18901746 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/395 10/32 DES-PT-50a-CTLFireability-01 1803755 m, 39882 m/sec, 21549855 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/395 11/32 DES-PT-50a-CTLFireability-01 2010334 m, 41315 m/sec, 24186398 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/395 12/32 DES-PT-50a-CTLFireability-01 2236280 m, 45189 m/sec, 26889713 t fired, .

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/395 13/32 DES-PT-50a-CTLFireability-01 2455196 m, 43783 m/sec, 29561364 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/395 15/32 DES-PT-50a-CTLFireability-01 2658462 m, 40653 m/sec, 32206479 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/395 16/32 DES-PT-50a-CTLFireability-01 2869816 m, 42270 m/sec, 34916279 t fired, .

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/395 17/32 DES-PT-50a-CTLFireability-01 3115726 m, 49182 m/sec, 37611947 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/395 18/32 DES-PT-50a-CTLFireability-01 3343202 m, 45495 m/sec, 40228061 t fired, .

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/395 19/32 DES-PT-50a-CTLFireability-01 3566584 m, 44676 m/sec, 42821511 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/395 21/32 DES-PT-50a-CTLFireability-01 3786746 m, 44032 m/sec, 45393151 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/395 22/32 DES-PT-50a-CTLFireability-01 3987198 m, 40090 m/sec, 47965905 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/395 23/32 DES-PT-50a-CTLFireability-01 4198007 m, 42161 m/sec, 50557038 t fired, .

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/395 24/32 DES-PT-50a-CTLFireability-01 4421769 m, 44752 m/sec, 53153970 t fired, .

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/395 25/32 DES-PT-50a-CTLFireability-01 4647864 m, 45219 m/sec, 55744665 t fired, .

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/395 26/32 DES-PT-50a-CTLFireability-01 4878614 m, 46150 m/sec, 58430393 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 115/395 27/32 DES-PT-50a-CTLFireability-01 5096854 m, 43648 m/sec, 61196513 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 120/395 28/32 DES-PT-50a-CTLFireability-01 5306489 m, 41927 m/sec, 63776306 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 125/395 29/32 DES-PT-50a-CTLFireability-01 5517551 m, 42212 m/sec, 66452223 t fired, .

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 130/395 30/32 DES-PT-50a-CTLFireability-01 5715679 m, 39625 m/sec, 69220335 t fired, .

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 135/395 32/32 DES-PT-50a-CTLFireability-01 5921453 m, 41154 m/sec, 71956685 t fired, .

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DES-PT-50a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-13: F 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 64 (type EXCL) for 55 DES-PT-50a-CTLFireability-13
lola: time limit : 432 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for DES-PT-50a-CTLFireability-13
lola: result : true
lola: markings : 27
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 DES-PT-50a-CTLFireability-12
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for DES-PT-50a-CTLFireability-12
lola: result : true
lola: markings : 45
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 DES-PT-50a-CTLFireability-14
lola: time limit : 604 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 5/604 2/32 DES-PT-50a-CTLFireability-14 335306 m, 67061 m/sec, 3026106 t fired, .

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 10/604 4/32 DES-PT-50a-CTLFireability-14 604311 m, 53801 m/sec, 5895672 t fired, .

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 15/604 5/32 DES-PT-50a-CTLFireability-14 870826 m, 53303 m/sec, 8751551 t fired, .

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 20/604 6/32 DES-PT-50a-CTLFireability-14 1119734 m, 49781 m/sec, 11593953 t fired, .

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 25/604 8/32 DES-PT-50a-CTLFireability-14 1372070 m, 50467 m/sec, 14449699 t fired, .

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 30/604 9/32 DES-PT-50a-CTLFireability-14 1618323 m, 49250 m/sec, 17252574 t fired, .

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 35/604 10/32 DES-PT-50a-CTLFireability-14 1885246 m, 53384 m/sec, 20089854 t fired, .

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 40/604 12/32 DES-PT-50a-CTLFireability-14 2136790 m, 50308 m/sec, 22955076 t fired, .

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 45/604 13/32 DES-PT-50a-CTLFireability-14 2380975 m, 48837 m/sec, 25761674 t fired, .

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 50/604 14/32 DES-PT-50a-CTLFireability-14 2615284 m, 46861 m/sec, 28593872 t fired, .

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 55/604 15/32 DES-PT-50a-CTLFireability-14 2831664 m, 43276 m/sec, 31358713 t fired, .

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 60/604 17/32 DES-PT-50a-CTLFireability-14 3073240 m, 48315 m/sec, 34249486 t fired, .

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 65/604 18/32 DES-PT-50a-CTLFireability-14 3292317 m, 43815 m/sec, 36992715 t fired, .

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 70/604 19/32 DES-PT-50a-CTLFireability-14 3573805 m, 56297 m/sec, 39876830 t fired, .

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 75/604 21/32 DES-PT-50a-CTLFireability-14 3837172 m, 52673 m/sec, 42735969 t fired, .

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 80/604 22/32 DES-PT-50a-CTLFireability-14 4097211 m, 52007 m/sec, 45585359 t fired, .

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 85/604 23/32 DES-PT-50a-CTLFireability-14 4336628 m, 47883 m/sec, 48356492 t fired, .

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 90/604 25/32 DES-PT-50a-CTLFireability-14 4571473 m, 46969 m/sec, 51141450 t fired, .

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 95/604 26/32 DES-PT-50a-CTLFireability-14 4809758 m, 47657 m/sec, 53888560 t fired, .

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 100/604 27/32 DES-PT-50a-CTLFireability-14 5045923 m, 47233 m/sec, 56668445 t fired, .

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 105/604 28/32 DES-PT-50a-CTLFireability-14 5301796 m, 51174 m/sec, 59515650 t fired, .

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 110/604 30/32 DES-PT-50a-CTLFireability-14 5565340 m, 52708 m/sec, 62314113 t fired, .

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 115/604 31/32 DES-PT-50a-CTLFireability-14 5818979 m, 50727 m/sec, 65062131 t fired, .

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 120/604 32/32 DES-PT-50a-CTLFireability-14 6084425 m, 53089 m/sec, 67843041 t fired, .

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for DES-PT-50a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-50a-CTLFireability-00
lola: time limit : 724 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-50a-CTLFireability-00
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 DES-PT-50a-CTLFireability-15
lola: time limit : 966 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for DES-PT-50a-CTLFireability-15
lola: result : false
lola: markings : 45
lola: fired transitions : 89
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 DES-PT-50a-CTLFireability-04
lola: time limit : 1449 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/1449 3/32 DES-PT-50a-CTLFireability-04 467996 m, 93599 m/sec, 2769061 t fired, .

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/1449 5/32 DES-PT-50a-CTLFireability-04 825721 m, 71545 m/sec, 5515254 t fired, .

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/1449 7/32 DES-PT-50a-CTLFireability-04 1180288 m, 70913 m/sec, 8266738 t fired, .

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/1449 8/32 DES-PT-50a-CTLFireability-04 1513664 m, 66675 m/sec, 11017700 t fired, .

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/1449 10/32 DES-PT-50a-CTLFireability-04 1836956 m, 64658 m/sec, 13756539 t fired, .

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/1449 12/32 DES-PT-50a-CTLFireability-04 2165077 m, 65624 m/sec, 16476035 t fired, .

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/1449 14/32 DES-PT-50a-CTLFireability-04 2492231 m, 65430 m/sec, 19278878 t fired, .

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/1449 16/32 DES-PT-50a-CTLFireability-04 2850317 m, 71617 m/sec, 22119851 t fired, .

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/1449 17/32 DES-PT-50a-CTLFireability-04 3210561 m, 72048 m/sec, 24871707 t fired, .

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/1449 19/32 DES-PT-50a-CTLFireability-04 3583773 m, 74642 m/sec, 27658916 t fired, .

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/1449 21/32 DES-PT-50a-CTLFireability-04 3915086 m, 66262 m/sec, 30443742 t fired, .

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/1449 23/32 DES-PT-50a-CTLFireability-04 4237941 m, 64571 m/sec, 33207323 t fired, .

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/1449 24/32 DES-PT-50a-CTLFireability-04 4543148 m, 61041 m/sec, 35969386 t fired, .

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/1449 26/32 DES-PT-50a-CTLFireability-04 4825393 m, 56449 m/sec, 38705282 t fired, .

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/1449 27/32 DES-PT-50a-CTLFireability-04 5125790 m, 60079 m/sec, 41461089 t fired, .

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/1449 29/32 DES-PT-50a-CTLFireability-04 5417804 m, 58402 m/sec, 44187796 t fired, .

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 85/1449 31/32 DES-PT-50a-CTLFireability-04 5706967 m, 57832 m/sec, 46949317 t fired, .

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 90/1449 32/32 DES-PT-50a-CTLFireability-04 6021929 m, 62992 m/sec, 49741633 t fired, .

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for DES-PT-50a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DES-PT-50a-CTLFireability-11
lola: time limit : 2804 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/2804 3/32 DES-PT-50a-CTLFireability-11 475898 m, 95179 m/sec, 2828486 t fired, .

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 10/2804 5/32 DES-PT-50a-CTLFireability-11 838541 m, 72528 m/sec, 5613708 t fired, .

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 15/2804 7/32 DES-PT-50a-CTLFireability-11 1189016 m, 70095 m/sec, 8353052 t fired, .

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 20/2804 9/32 DES-PT-50a-CTLFireability-11 1518545 m, 65905 m/sec, 11060726 t fired, .

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 25/2804 10/32 DES-PT-50a-CTLFireability-11 1850300 m, 66351 m/sec, 13864898 t fired, .

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 30/2804 12/32 DES-PT-50a-CTLFireability-11 2193768 m, 68693 m/sec, 16720016 t fired, .

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 35/2804 14/32 DES-PT-50a-CTLFireability-11 2527708 m, 66788 m/sec, 19584207 t fired, .

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 40/2804 16/32 DES-PT-50a-CTLFireability-11 2905824 m, 75623 m/sec, 22522060 t fired, .

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 45/2804 18/32 DES-PT-50a-CTLFireability-11 3267656 m, 72366 m/sec, 25312750 t fired, .

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 50/2804 20/32 DES-PT-50a-CTLFireability-11 3650403 m, 76549 m/sec, 28158936 t fired, .

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 55/2804 21/32 DES-PT-50a-CTLFireability-11 3980678 m, 66055 m/sec, 31008755 t fired, .

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 60/2804 23/32 DES-PT-50a-CTLFireability-11 4312377 m, 66339 m/sec, 33857213 t fired, .

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 65/2804 25/32 DES-PT-50a-CTLFireability-11 4611341 m, 59792 m/sec, 36611318 t fired, .

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 70/2804 26/32 DES-PT-50a-CTLFireability-11 4881557 m, 54043 m/sec, 39311983 t fired, .

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 75/2804 28/32 DES-PT-50a-CTLFireability-11 5184318 m, 60552 m/sec, 41997664 t fired, .

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 80/2804 29/32 DES-PT-50a-CTLFireability-11 5458194 m, 54775 m/sec, 44584988 t fired, .

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 85/2804 31/32 DES-PT-50a-CTLFireability-11 5743512 m, 57063 m/sec, 47309146 t fired, .

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 90/2804 32/32 DES-PT-50a-CTLFireability-11 6049707 m, 61239 m/sec, 49995314 t fired, .

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for DES-PT-50a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-50a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-50a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-50a-CTLFireability-00: CTL true CTL model checker
DES-PT-50a-CTLFireability-01: CTL unknown AGGR
DES-PT-50a-CTLFireability-02: CONJ false CTL model checker
DES-PT-50a-CTLFireability-03: CTL true CTL model checker
DES-PT-50a-CTLFireability-04: CTL unknown AGGR
DES-PT-50a-CTLFireability-05: CTL unknown AGGR
DES-PT-50a-CTLFireability-06: CTL unknown AGGR
DES-PT-50a-CTLFireability-07: CTL false CTL model checker
DES-PT-50a-CTLFireability-08: CTL unknown AGGR
DES-PT-50a-CTLFireability-09: CTL unknown AGGR
DES-PT-50a-CTLFireability-10: CTL false CTL model checker
DES-PT-50a-CTLFireability-11: CTL unknown AGGR
DES-PT-50a-CTLFireability-12: CTL true CTL model checker
DES-PT-50a-CTLFireability-13: F false state space / EG
DES-PT-50a-CTLFireability-14: CTL unknown AGGR
DES-PT-50a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 891 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-50a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-50a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478400474"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-50a.tgz
mv DES-PT-50a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;