Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478300442.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-30a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478300442
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 6.2K Feb 26 15:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 26 15:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 26 15:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 15:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.2K Feb 26 15:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 26 15:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 15:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 15:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 70K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-30a-CTLFireability-00
FORMULA_NAME DES-PT-30a-CTLFireability-01
FORMULA_NAME DES-PT-30a-CTLFireability-02
FORMULA_NAME DES-PT-30a-CTLFireability-03
FORMULA_NAME DES-PT-30a-CTLFireability-04
FORMULA_NAME DES-PT-30a-CTLFireability-05
FORMULA_NAME DES-PT-30a-CTLFireability-06
FORMULA_NAME DES-PT-30a-CTLFireability-07
FORMULA_NAME DES-PT-30a-CTLFireability-08
FORMULA_NAME DES-PT-30a-CTLFireability-09
FORMULA_NAME DES-PT-30a-CTLFireability-10
FORMULA_NAME DES-PT-30a-CTLFireability-11
FORMULA_NAME DES-PT-30a-CTLFireability-12
FORMULA_NAME DES-PT-30a-CTLFireability-13
FORMULA_NAME DES-PT-30a-CTLFireability-14
FORMULA_NAME DES-PT-30a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678251918971

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-30a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 05:05:20] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 05:05:20] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 05:05:20] [INFO ] Load time of PNML (sax parser for PT used): 51 ms
[2023-03-08 05:05:20] [INFO ] Transformed 234 places.
[2023-03-08 05:05:20] [INFO ] Transformed 191 transitions.
[2023-03-08 05:05:20] [INFO ] Found NUPN structural information;
[2023-03-08 05:05:20] [INFO ] Parsed PT model containing 234 places and 191 transitions and 926 arcs in 114 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Ensure Unique test removed 14 transitions
Reduce redundant transitions removed 14 transitions.
Support contains 135 out of 234 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 177/177 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 233 transition count 176
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 233 transition count 176
Applied a total of 2 rules in 23 ms. Remains 233 /234 variables (removed 1) and now considering 176/177 (removed 1) transitions.
// Phase 1: matrix 176 rows 233 cols
[2023-03-08 05:05:20] [INFO ] Computed 59 place invariants in 41 ms
[2023-03-08 05:05:21] [INFO ] Implicit Places using invariants in 429 ms returned []
[2023-03-08 05:05:21] [INFO ] Invariant cache hit.
[2023-03-08 05:05:21] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 05:05:21] [INFO ] Implicit Places using invariants and state equation in 200 ms returned []
Implicit Place search using SMT with State Equation took 652 ms to find 0 implicit places.
[2023-03-08 05:05:21] [INFO ] Invariant cache hit.
[2023-03-08 05:05:21] [INFO ] Dead Transitions using invariants and state equation in 125 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 233/234 places, 176/177 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 802 ms. Remains : 233/234 places, 176/177 transitions.
Support contains 135 out of 233 places after structural reductions.
[2023-03-08 05:05:21] [INFO ] Flatten gal took : 46 ms
[2023-03-08 05:05:21] [INFO ] Flatten gal took : 20 ms
[2023-03-08 05:05:21] [INFO ] Input system was already deterministic with 176 transitions.
Incomplete random walk after 10000 steps, including 228 resets, run finished after 352 ms. (steps per millisecond=28 ) properties (out of 81) seen :37
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Running SMT prover for 44 properties.
[2023-03-08 05:05:22] [INFO ] Invariant cache hit.
[2023-03-08 05:05:22] [INFO ] [Real]Absence check using 34 positive place invariants in 6 ms returned sat
[2023-03-08 05:05:22] [INFO ] [Real]Absence check using 34 positive and 25 generalized place invariants in 12 ms returned sat
[2023-03-08 05:05:22] [INFO ] After 289ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:44
[2023-03-08 05:05:22] [INFO ] [Nat]Absence check using 34 positive place invariants in 5 ms returned sat
[2023-03-08 05:05:22] [INFO ] [Nat]Absence check using 34 positive and 25 generalized place invariants in 27 ms returned sat
[2023-03-08 05:05:27] [INFO ] After 3748ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :43
[2023-03-08 05:05:27] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 05:05:31] [INFO ] After 4246ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :1 sat :43
[2023-03-08 05:05:31] [INFO ] Deduced a trap composed of 12 places in 50 ms of which 3 ms to minimize.
[2023-03-08 05:05:31] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 89 ms
[2023-03-08 05:05:34] [INFO ] After 6983ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :43
Attempting to minimize the solution found.
Minimization took 2582 ms.
[2023-03-08 05:05:36] [INFO ] After 13950ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :43
Fused 44 Parikh solutions to 43 different solutions.
Parikh walk visited 36 properties in 1400 ms.
Support contains 20 out of 233 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 233/233 places, 176/176 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 233 transition count 174
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 1 with 4 rules applied. Total rules applied 6 place count 233 transition count 174
Applied a total of 6 rules in 36 ms. Remains 233 /233 variables (removed 0) and now considering 174/176 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 36 ms. Remains : 233/233 places, 174/176 transitions.
Incomplete random walk after 10000 steps, including 155 resets, run finished after 160 ms. (steps per millisecond=62 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 25 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 69 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 64 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 44 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 61 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 70 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 7) seen :0
Interrupted probabilistic random walk after 899685 steps, run timeout after 3001 ms. (steps per millisecond=299 ) properties seen :{}
Probabilistic random walk after 899685 steps, saw 128230 distinct states, run finished after 3002 ms. (steps per millisecond=299 ) properties seen :0
Running SMT prover for 7 properties.
// Phase 1: matrix 174 rows 233 cols
[2023-03-08 05:05:41] [INFO ] Computed 61 place invariants in 10 ms
[2023-03-08 05:05:41] [INFO ] [Real]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 05:05:41] [INFO ] [Real]Absence check using 36 positive and 25 generalized place invariants in 13 ms returned sat
[2023-03-08 05:05:41] [INFO ] After 105ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-08 05:05:41] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 05:05:41] [INFO ] [Nat]Absence check using 36 positive and 25 generalized place invariants in 61 ms returned sat
[2023-03-08 05:05:42] [INFO ] After 335ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-08 05:05:42] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 05:05:42] [INFO ] After 228ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :7
[2023-03-08 05:05:42] [INFO ] Deduced a trap composed of 6 places in 38 ms of which 1 ms to minimize.
[2023-03-08 05:05:42] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 56 ms
[2023-03-08 05:05:42] [INFO ] After 536ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :7
Attempting to minimize the solution found.
Minimization took 253 ms.
[2023-03-08 05:05:42] [INFO ] After 1367ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :7
Parikh walk visited 1 properties in 236 ms.
Support contains 19 out of 233 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 233/233 places, 174/174 transitions.
Applied a total of 0 rules in 9 ms. Remains 233 /233 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 233/233 places, 174/174 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 233/233 places, 174/174 transitions.
Applied a total of 0 rules in 9 ms. Remains 233 /233 variables (removed 0) and now considering 174/174 (removed 0) transitions.
[2023-03-08 05:05:43] [INFO ] Invariant cache hit.
[2023-03-08 05:05:43] [INFO ] Implicit Places using invariants in 159 ms returned [131]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 161 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 232/233 places, 174/174 transitions.
Applied a total of 0 rules in 8 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 178 ms. Remains : 232/233 places, 174/174 transitions.
Incomplete random walk after 10000 steps, including 160 resets, run finished after 94 ms. (steps per millisecond=106 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 30 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 72 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 22 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 62 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 40 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 62 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 927352 steps, run timeout after 3001 ms. (steps per millisecond=309 ) properties seen :{}
Probabilistic random walk after 927352 steps, saw 132001 distinct states, run finished after 3001 ms. (steps per millisecond=309 ) properties seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 174 rows 232 cols
[2023-03-08 05:05:46] [INFO ] Computed 60 place invariants in 16 ms
[2023-03-08 05:05:46] [INFO ] [Real]Absence check using 35 positive place invariants in 5 ms returned sat
[2023-03-08 05:05:46] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 13 ms returned sat
[2023-03-08 05:05:46] [INFO ] After 118ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-08 05:05:46] [INFO ] [Nat]Absence check using 35 positive place invariants in 38 ms returned sat
[2023-03-08 05:05:47] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 73 ms returned sat
[2023-03-08 05:05:47] [INFO ] After 324ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-08 05:05:47] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 05:05:47] [INFO ] After 172ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :6
[2023-03-08 05:05:47] [INFO ] After 405ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 180 ms.
[2023-03-08 05:05:48] [INFO ] After 1170ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Parikh walk visited 1 properties in 282 ms.
Support contains 17 out of 232 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 232/232 places, 174/174 transitions.
Applied a total of 0 rules in 10 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11 ms. Remains : 232/232 places, 174/174 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 232/232 places, 174/174 transitions.
Applied a total of 0 rules in 7 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
[2023-03-08 05:05:48] [INFO ] Invariant cache hit.
[2023-03-08 05:05:48] [INFO ] Implicit Places using invariants in 126 ms returned []
[2023-03-08 05:05:48] [INFO ] Invariant cache hit.
[2023-03-08 05:05:48] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 05:05:48] [INFO ] Implicit Places using invariants and state equation in 216 ms returned []
Implicit Place search using SMT with State Equation took 358 ms to find 0 implicit places.
[2023-03-08 05:05:48] [INFO ] Redundant transitions in 8 ms returned []
[2023-03-08 05:05:48] [INFO ] Invariant cache hit.
[2023-03-08 05:05:48] [INFO ] Dead Transitions using invariants and state equation in 100 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 479 ms. Remains : 232/232 places, 174/174 transitions.
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 232 transition count 174
Applied a total of 1 rules in 16 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Running SMT prover for 5 properties.
// Phase 1: matrix 174 rows 232 cols
[2023-03-08 05:05:48] [INFO ] Computed 60 place invariants in 5 ms
[2023-03-08 05:05:48] [INFO ] [Real]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 05:05:48] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 14 ms returned sat
[2023-03-08 05:05:48] [INFO ] After 91ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2023-03-08 05:05:49] [INFO ] [Nat]Absence check using 35 positive place invariants in 48 ms returned sat
[2023-03-08 05:05:49] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 96 ms returned sat
[2023-03-08 05:05:49] [INFO ] After 221ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-08 05:05:49] [INFO ] After 407ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 159 ms.
[2023-03-08 05:05:49] [INFO ] After 850ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-08 05:05:49] [INFO ] Flatten gal took : 14 ms
[2023-03-08 05:05:49] [INFO ] Flatten gal took : 18 ms
[2023-03-08 05:05:49] [INFO ] Input system was already deterministic with 176 transitions.
Computed a total of 136 stabilizing places and 130 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 5 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:05:49] [INFO ] Flatten gal took : 13 ms
[2023-03-08 05:05:49] [INFO ] Flatten gal took : 14 ms
[2023-03-08 05:05:49] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 10 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:05:49] [INFO ] Flatten gal took : 13 ms
[2023-03-08 05:05:49] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:05:49] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 8 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:05:50] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:05:50] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:05:50] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 10 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:05:50] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:05:50] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:05:50] [INFO ] Input system was already deterministic with 176 transitions.
Incomplete random walk after 10000 steps, including 229 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 39 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1887564 steps, run timeout after 3001 ms. (steps per millisecond=628 ) properties seen :{}
Probabilistic random walk after 1887564 steps, saw 256387 distinct states, run finished after 3001 ms. (steps per millisecond=628 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 176 rows 233 cols
[2023-03-08 05:05:53] [INFO ] Computed 59 place invariants in 5 ms
[2023-03-08 05:05:53] [INFO ] [Real]Absence check using 34 positive place invariants in 4 ms returned sat
[2023-03-08 05:05:53] [INFO ] [Real]Absence check using 34 positive and 25 generalized place invariants in 11 ms returned sat
[2023-03-08 05:05:53] [INFO ] After 89ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 05:05:53] [INFO ] [Nat]Absence check using 34 positive place invariants in 4 ms returned sat
[2023-03-08 05:05:53] [INFO ] [Nat]Absence check using 34 positive and 25 generalized place invariants in 51 ms returned sat
[2023-03-08 05:05:53] [INFO ] After 107ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 05:05:53] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 05:05:53] [INFO ] After 24ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 05:05:53] [INFO ] After 65ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 23 ms.
[2023-03-08 05:05:53] [INFO ] After 369ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 275 ms.
Support contains 5 out of 233 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 233/233 places, 176/176 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 233 transition count 174
Partial Free-agglomeration rule applied 6 times.
Drop transitions removed 6 transitions
Iterating global reduction 1 with 6 rules applied. Total rules applied 8 place count 233 transition count 174
Applied a total of 8 rules in 17 ms. Remains 233 /233 variables (removed 0) and now considering 174/176 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 17 ms. Remains : 233/233 places, 174/176 transitions.
Incomplete random walk after 1000000 steps, including 13501 resets, run finished after 2160 ms. (steps per millisecond=462 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2301 resets, run finished after 985 ms. (steps per millisecond=1015 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 5689192 steps, run timeout after 9001 ms. (steps per millisecond=632 ) properties seen :{}
Probabilistic random walk after 5689192 steps, saw 736055 distinct states, run finished after 9001 ms. (steps per millisecond=632 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 174 rows 233 cols
[2023-03-08 05:06:06] [INFO ] Computed 61 place invariants in 6 ms
[2023-03-08 05:06:06] [INFO ] [Real]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 05:06:06] [INFO ] [Real]Absence check using 36 positive and 25 generalized place invariants in 12 ms returned sat
[2023-03-08 05:06:06] [INFO ] After 63ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 05:06:06] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 05:06:06] [INFO ] [Nat]Absence check using 36 positive and 25 generalized place invariants in 91 ms returned sat
[2023-03-08 05:06:06] [INFO ] After 178ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 05:06:06] [INFO ] State equation strengthened by 5 read => feed constraints.
[2023-03-08 05:06:06] [INFO ] After 40ms SMT Verify possible using 5 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 05:06:06] [INFO ] After 67ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 23 ms.
[2023-03-08 05:06:06] [INFO ] After 414ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 292 ms.
Support contains 5 out of 233 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 233/233 places, 174/174 transitions.
Applied a total of 0 rules in 6 ms. Remains 233 /233 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7 ms. Remains : 233/233 places, 174/174 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 233/233 places, 174/174 transitions.
Applied a total of 0 rules in 6 ms. Remains 233 /233 variables (removed 0) and now considering 174/174 (removed 0) transitions.
[2023-03-08 05:06:06] [INFO ] Invariant cache hit.
[2023-03-08 05:06:06] [INFO ] Implicit Places using invariants in 134 ms returned [131]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 135 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 232/233 places, 174/174 transitions.
Applied a total of 0 rules in 6 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 147 ms. Remains : 232/233 places, 174/174 transitions.
Incomplete random walk after 1000000 steps, including 13473 resets, run finished after 2118 ms. (steps per millisecond=472 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2310 resets, run finished after 971 ms. (steps per millisecond=1029 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 5774802 steps, run timeout after 9001 ms. (steps per millisecond=641 ) properties seen :{}
Probabilistic random walk after 5774802 steps, saw 745638 distinct states, run finished after 9001 ms. (steps per millisecond=641 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 174 rows 232 cols
[2023-03-08 05:06:19] [INFO ] Computed 60 place invariants in 2 ms
[2023-03-08 05:06:19] [INFO ] [Real]Absence check using 35 positive place invariants in 7 ms returned sat
[2023-03-08 05:06:19] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 14 ms returned sat
[2023-03-08 05:06:19] [INFO ] After 71ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 05:06:19] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 05:06:19] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 104 ms returned sat
[2023-03-08 05:06:19] [INFO ] After 193ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 05:06:19] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 05:06:19] [INFO ] After 30ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 05:06:19] [INFO ] After 66ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 30 ms.
[2023-03-08 05:06:19] [INFO ] After 456ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 292 ms.
Support contains 5 out of 232 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 232/232 places, 174/174 transitions.
Applied a total of 0 rules in 5 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 6 ms. Remains : 232/232 places, 174/174 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 232/232 places, 174/174 transitions.
Applied a total of 0 rules in 6 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
[2023-03-08 05:06:19] [INFO ] Invariant cache hit.
[2023-03-08 05:06:20] [INFO ] Implicit Places using invariants in 122 ms returned []
[2023-03-08 05:06:20] [INFO ] Invariant cache hit.
[2023-03-08 05:06:20] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 05:06:20] [INFO ] Implicit Places using invariants and state equation in 274 ms returned []
Implicit Place search using SMT with State Equation took 412 ms to find 0 implicit places.
[2023-03-08 05:06:20] [INFO ] Redundant transitions in 6 ms returned []
[2023-03-08 05:06:20] [INFO ] Invariant cache hit.
[2023-03-08 05:06:20] [INFO ] Dead Transitions using invariants and state equation in 95 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 527 ms. Remains : 232/232 places, 174/174 transitions.
Incomplete random walk after 1000000 steps, including 13493 resets, run finished after 2131 ms. (steps per millisecond=469 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2333 resets, run finished after 963 ms. (steps per millisecond=1038 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 5839801 steps, run timeout after 9001 ms. (steps per millisecond=648 ) properties seen :{}
Probabilistic random walk after 5839801 steps, saw 752146 distinct states, run finished after 9001 ms. (steps per millisecond=648 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-08 05:06:32] [INFO ] Invariant cache hit.
[2023-03-08 05:06:32] [INFO ] [Real]Absence check using 35 positive place invariants in 7 ms returned sat
[2023-03-08 05:06:32] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 18 ms returned sat
[2023-03-08 05:06:32] [INFO ] After 75ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 05:06:32] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 05:06:32] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 34 ms returned sat
[2023-03-08 05:06:32] [INFO ] After 152ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 05:06:32] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 05:06:32] [INFO ] After 51ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 05:06:32] [INFO ] After 85ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 25 ms.
[2023-03-08 05:06:33] [INFO ] After 406ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 283 ms.
Support contains 5 out of 232 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 232/232 places, 174/174 transitions.
Applied a total of 0 rules in 6 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 6 ms. Remains : 232/232 places, 174/174 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 232/232 places, 174/174 transitions.
Applied a total of 0 rules in 5 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
[2023-03-08 05:06:33] [INFO ] Invariant cache hit.
[2023-03-08 05:06:33] [INFO ] Implicit Places using invariants in 111 ms returned []
[2023-03-08 05:06:33] [INFO ] Invariant cache hit.
[2023-03-08 05:06:33] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 05:06:33] [INFO ] Implicit Places using invariants and state equation in 259 ms returned []
Implicit Place search using SMT with State Equation took 370 ms to find 0 implicit places.
[2023-03-08 05:06:33] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-08 05:06:33] [INFO ] Invariant cache hit.
[2023-03-08 05:06:33] [INFO ] Dead Transitions using invariants and state equation in 97 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 481 ms. Remains : 232/232 places, 174/174 transitions.
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 232 transition count 174
Applied a total of 1 rules in 10 ms. Remains 232 /232 variables (removed 0) and now considering 174/174 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 174 rows 232 cols
[2023-03-08 05:06:33] [INFO ] Computed 60 place invariants in 2 ms
[2023-03-08 05:06:33] [INFO ] [Real]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 05:06:33] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 12 ms returned sat
[2023-03-08 05:06:33] [INFO ] After 63ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 05:06:33] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 05:06:34] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 108 ms returned sat
[2023-03-08 05:06:34] [INFO ] After 186ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 05:06:34] [INFO ] After 220ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 25 ms.
[2023-03-08 05:06:34] [INFO ] After 398ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 2 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 11 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 1 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 2 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 1 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 7 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 7 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 1 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 1 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 7 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 7 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 5 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 7 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 7 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 1 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 7 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 7 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 5 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 233/233 places, 176/176 transitions.
Applied a total of 0 rules in 2 ms. Remains 233 /233 variables (removed 0) and now considering 176/176 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 233/233 places, 176/176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 7 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 7 ms
[2023-03-08 05:06:34] [INFO ] Input system was already deterministic with 176 transitions.
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:06:34] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:06:34] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 8 ms.
[2023-03-08 05:06:34] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 233 places, 176 transitions and 858 arcs took 2 ms.
Total runtime 74387 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-30a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA DES-PT-30a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678252451547

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-30a-CTLFireability-00
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 1 (type EXCL) for DES-PT-30a-CTLFireability-00
lola: result : false
lola: markings : 140
lola: fired transitions : 233
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-30a-CTLFireability-01
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 4 (type EXCL) for DES-PT-30a-CTLFireability-01
lola: result : true
lola: markings : 45
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 DES-PT-30a-CTLFireability-06
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type FNDP) for 13 DES-PT-30a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 13 DES-PT-30a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SRCH) for 13 DES-PT-30a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 23 (type EXCL) for DES-PT-30a-CTLFireability-06
lola: result : false
lola: markings : 45
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 31 DES-PT-30a-CTLFireability-09
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type SRCH) for DES-PT-30a-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type FNDP) for 31 DES-PT-30a-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 61 (type EXCL) for DES-PT-30a-CTLFireability-09
lola: result : true
lola: markings : 58
lola: fired transitions : 57
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 59 (type FNDP) for DES-PT-30a-CTLFireability-09 (obsolete)
lola: LAUNCH task # 56 (type EXCL) for 13 DES-PT-30a-CTLFireability-03
lola: time limit : 239 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/376/CTLFireability-53.sara.
lola: FINISHED task # 59 (type FNDP) for DES-PT-30a-CTLFireability-09
lola: result : true
lola: fired transitions : 56
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 54 (type FNDP) for 6 DES-PT-30a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 54 (type FNDP) for DES-PT-30a-CTLFireability-02
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 56 (type EXCL) for DES-PT-30a-CTLFireability-03
lola: result : true
lola: markings : 99792
lola: fired transitions : 123544
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 52 (type FNDP) for DES-PT-30a-CTLFireability-03 (obsolete)
lola: CANCELED task # 53 (type EQUN) for DES-PT-30a-CTLFireability-03 (obsolete)
lola: LAUNCH task # 50 (type EXCL) for 49 DES-PT-30a-CTLFireability-15
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type FNDP) for DES-PT-30a-CTLFireability-03
lola: result : unknown
lola: fired transitions : 440069
lola: tried executions : 4495
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 53 (type EQUN) for DES-PT-30a-CTLFireability-03
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/359 3/32 DES-PT-30a-CTLFireability-15 512050 m, 102410 m/sec, 3426096 t fired, .

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 10/359 6/32 DES-PT-30a-CTLFireability-15 975387 m, 92667 m/sec, 7049919 t fired, .

Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 15/359 8/32 DES-PT-30a-CTLFireability-15 1402862 m, 85495 m/sec, 10666962 t fired, .

Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 20/359 10/32 DES-PT-30a-CTLFireability-15 1826334 m, 84694 m/sec, 14279978 t fired, .

Time elapsed: 21 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 25/359 12/32 DES-PT-30a-CTLFireability-15 2223658 m, 79464 m/sec, 17839088 t fired, .

Time elapsed: 26 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 30/359 14/32 DES-PT-30a-CTLFireability-15 2683603 m, 91989 m/sec, 21468816 t fired, .

Time elapsed: 31 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 35/359 17/32 DES-PT-30a-CTLFireability-15 3088965 m, 81072 m/sec, 25059588 t fired, .

Time elapsed: 36 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 40/359 19/32 DES-PT-30a-CTLFireability-15 3479589 m, 78124 m/sec, 28645740 t fired, .

Time elapsed: 41 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 45/359 21/32 DES-PT-30a-CTLFireability-15 3846110 m, 73304 m/sec, 32217639 t fired, .

Time elapsed: 46 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 50/359 23/32 DES-PT-30a-CTLFireability-15 4223254 m, 75428 m/sec, 35742443 t fired, .

Time elapsed: 51 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 55/359 25/32 DES-PT-30a-CTLFireability-15 4641953 m, 83739 m/sec, 39311664 t fired, .

Time elapsed: 56 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 60/359 27/32 DES-PT-30a-CTLFireability-15 5096904 m, 90990 m/sec, 42924075 t fired, .

Time elapsed: 61 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 65/359 29/32 DES-PT-30a-CTLFireability-15 5538984 m, 88416 m/sec, 46608554 t fired, .

Time elapsed: 66 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 70/359 31/32 DES-PT-30a-CTLFireability-15 5931327 m, 78468 m/sec, 50258007 t fired, .

Time elapsed: 71 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for DES-PT-30a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 DES-PT-30a-CTLFireability-13
lola: time limit : 391 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/391 3/32 DES-PT-30a-CTLFireability-13 499038 m, 99807 m/sec, 3820546 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/391 5/32 DES-PT-30a-CTLFireability-13 926420 m, 85476 m/sec, 7596257 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/391 7/32 DES-PT-30a-CTLFireability-13 1329993 m, 80714 m/sec, 11347221 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/391 9/32 DES-PT-30a-CTLFireability-13 1719471 m, 77895 m/sec, 15095309 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/391 11/32 DES-PT-30a-CTLFireability-13 2105264 m, 77158 m/sec, 18784701 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/391 14/32 DES-PT-30a-CTLFireability-13 2512983 m, 81543 m/sec, 22562652 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/391 16/32 DES-PT-30a-CTLFireability-13 2902432 m, 77889 m/sec, 26313420 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/391 18/32 DES-PT-30a-CTLFireability-13 3279051 m, 75323 m/sec, 30053610 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/391 19/32 DES-PT-30a-CTLFireability-13 3629134 m, 70016 m/sec, 33744768 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/391 21/32 DES-PT-30a-CTLFireability-13 3981377 m, 70448 m/sec, 37456590 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/391 23/32 DES-PT-30a-CTLFireability-13 4325180 m, 68760 m/sec, 41089035 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 60/391 25/32 DES-PT-30a-CTLFireability-13 4747338 m, 84431 m/sec, 44836747 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 65/391 27/32 DES-PT-30a-CTLFireability-13 5153949 m, 81322 m/sec, 48560757 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 70/391 29/32 DES-PT-30a-CTLFireability-13 5554521 m, 80114 m/sec, 52288995 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 75/391 31/32 DES-PT-30a-CTLFireability-13 5913548 m, 71805 m/sec, 55975397 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for DES-PT-30a-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DES-PT-30a-CTLFireability-11
lola: time limit : 430 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/430 5/32 DES-PT-30a-CTLFireability-11 891077 m, 178215 m/sec, 3545674 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/430 10/32 DES-PT-30a-CTLFireability-11 1730844 m, 167953 m/sec, 7010268 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/430 14/32 DES-PT-30a-CTLFireability-11 2532040 m, 160239 m/sec, 10490465 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/430 18/32 DES-PT-30a-CTLFireability-11 3334606 m, 160513 m/sec, 13905529 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/430 22/32 DES-PT-30a-CTLFireability-11 4191486 m, 171376 m/sec, 17354158 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/430 26/32 DES-PT-30a-CTLFireability-11 4986661 m, 159035 m/sec, 20756112 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/430 31/32 DES-PT-30a-CTLFireability-11 5764702 m, 155608 m/sec, 24132211 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for DES-PT-30a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DES-PT-30a-CTLFireability-10
lola: time limit : 486 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/486 3/32 DES-PT-30a-CTLFireability-10 551039 m, 110207 m/sec, 3759959 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/486 6/32 DES-PT-30a-CTLFireability-10 1028142 m, 95420 m/sec, 7485623 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/486 8/32 DES-PT-30a-CTLFireability-10 1458314 m, 86034 m/sec, 11181184 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/486 10/32 DES-PT-30a-CTLFireability-10 1881760 m, 84689 m/sec, 14742218 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/486 12/32 DES-PT-30a-CTLFireability-10 2287629 m, 81173 m/sec, 18256069 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/486 15/32 DES-PT-30a-CTLFireability-10 2722602 m, 86994 m/sec, 21837310 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/486 17/32 DES-PT-30a-CTLFireability-10 3126494 m, 80778 m/sec, 25385563 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/486 19/32 DES-PT-30a-CTLFireability-10 3504927 m, 75686 m/sec, 28907375 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/486 21/32 DES-PT-30a-CTLFireability-10 3869352 m, 72885 m/sec, 32430053 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/486 23/32 DES-PT-30a-CTLFireability-10 4237846 m, 73698 m/sec, 35905857 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/486 25/32 DES-PT-30a-CTLFireability-10 4659960 m, 84422 m/sec, 39455033 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/486 27/32 DES-PT-30a-CTLFireability-10 5104282 m, 88864 m/sec, 43004116 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/486 29/32 DES-PT-30a-CTLFireability-10 5529720 m, 85087 m/sec, 46543347 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/486 31/32 DES-PT-30a-CTLFireability-10 5910544 m, 76164 m/sec, 50062695 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DES-PT-30a-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 DES-PT-30a-CTLFireability-07
lola: time limit : 554 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/554 5/32 DES-PT-30a-CTLFireability-07 913255 m, 182651 m/sec, 3489789 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/554 10/32 DES-PT-30a-CTLFireability-07 1792405 m, 175830 m/sec, 6967019 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/554 15/32 DES-PT-30a-CTLFireability-07 2600919 m, 161702 m/sec, 10341237 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/554 19/32 DES-PT-30a-CTLFireability-07 3391930 m, 158202 m/sec, 13744515 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/554 23/32 DES-PT-30a-CTLFireability-07 4128062 m, 147226 m/sec, 17101898 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/554 26/32 DES-PT-30a-CTLFireability-07 4779010 m, 130189 m/sec, 20395264 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/554 30/32 DES-PT-30a-CTLFireability-07 5534662 m, 151130 m/sec, 23682330 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for DES-PT-30a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 DES-PT-30a-CTLFireability-05
lola: time limit : 657 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DES-PT-30a-CTLFireability-05
lola: result : true
lola: markings : 43756
lola: fired transitions : 179881
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 DES-PT-30a-CTLFireability-04
lola: time limit : 822 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/822 3/32 DES-PT-30a-CTLFireability-04 474681 m, 94936 m/sec, 3448336 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/822 6/32 DES-PT-30a-CTLFireability-04 962681 m, 97600 m/sec, 7032393 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/822 8/32 DES-PT-30a-CTLFireability-04 1419914 m, 91446 m/sec, 10693222 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/822 11/32 DES-PT-30a-CTLFireability-04 1895143 m, 95045 m/sec, 14306614 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/822 13/32 DES-PT-30a-CTLFireability-04 2331082 m, 87187 m/sec, 17968807 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/822 15/32 DES-PT-30a-CTLFireability-04 2756935 m, 85170 m/sec, 21496728 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/822 18/32 DES-PT-30a-CTLFireability-04 3193167 m, 87246 m/sec, 24994824 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/822 20/32 DES-PT-30a-CTLFireability-04 3594647 m, 80296 m/sec, 28458875 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/822 22/32 DES-PT-30a-CTLFireability-04 4065512 m, 94173 m/sec, 32071048 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/822 25/32 DES-PT-30a-CTLFireability-04 4485440 m, 83985 m/sec, 35618370 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/822 27/32 DES-PT-30a-CTLFireability-04 4918189 m, 86549 m/sec, 39142198 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/822 29/32 DES-PT-30a-CTLFireability-04 5342744 m, 84911 m/sec, 42689547 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/822 31/32 DES-PT-30a-CTLFireability-04 5774231 m, 86297 m/sec, 46187417 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for DES-PT-30a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 DES-PT-30a-CTLFireability-08
lola: time limit : 1073 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DES-PT-30a-CTLFireability-08
lola: result : true
lola: markings : 26
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DES-PT-30a-CTLFireability-12
lola: time limit : 1609 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DES-PT-30a-CTLFireability-12
lola: result : true
lola: markings : 45
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DES-PT-30a-CTLFireability-14
lola: time limit : 3219 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/3219 3/32 DES-PT-30a-CTLFireability-14 537648 m, 107529 m/sec, 3639307 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/3219 6/32 DES-PT-30a-CTLFireability-14 999579 m, 92386 m/sec, 7243581 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/3219 8/32 DES-PT-30a-CTLFireability-14 1420401 m, 84164 m/sec, 10824797 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/3219 10/32 DES-PT-30a-CTLFireability-14 1847672 m, 85454 m/sec, 14461897 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/3219 12/32 DES-PT-30a-CTLFireability-14 2254096 m, 81284 m/sec, 18042125 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/3219 15/32 DES-PT-30a-CTLFireability-14 2704051 m, 89991 m/sec, 21651076 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/3219 17/32 DES-PT-30a-CTLFireability-14 3108877 m, 80965 m/sec, 25222824 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 40/3219 19/32 DES-PT-30a-CTLFireability-14 3491330 m, 76490 m/sec, 28757209 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 45/3219 21/32 DES-PT-30a-CTLFireability-14 3854859 m, 72705 m/sec, 32289127 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 50/3219 23/32 DES-PT-30a-CTLFireability-14 4225924 m, 74213 m/sec, 35771307 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 55/3219 25/32 DES-PT-30a-CTLFireability-14 4641527 m, 83120 m/sec, 39308541 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 60/3219 27/32 DES-PT-30a-CTLFireability-14 5090124 m, 89719 m/sec, 42868060 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 65/3219 29/32 DES-PT-30a-CTLFireability-14 5518798 m, 85734 m/sec, 46419563 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 70/3219 31/32 DES-PT-30a-CTLFireability-14 5902516 m, 76743 m/sec, 49939072 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for DES-PT-30a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state space
DES-PT-30a-CTLFireability-04: CTL unknown AGGR
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-07: CTL unknown AGGR
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true state space
DES-PT-30a-CTLFireability-10: CTL unknown AGGR
DES-PT-30a-CTLFireability-11: CTL unknown AGGR
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL unknown AGGR
DES-PT-30a-CTLFireability-14: CTL unknown AGGR
DES-PT-30a-CTLFireability-15: CTL unknown AGGR


Time elapsed: 456 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-30a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-30a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478300442"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-30a.tgz
mv DES-PT-30a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;