Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478300426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-20a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478300426
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 6.5K Feb 26 15:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 15:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 15:39 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 15:39 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Feb 26 15:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 107K Feb 26 15:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Feb 26 15:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 26 15:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 57K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-20a-CTLFireability-00
FORMULA_NAME DES-PT-20a-CTLFireability-01
FORMULA_NAME DES-PT-20a-CTLFireability-02
FORMULA_NAME DES-PT-20a-CTLFireability-03
FORMULA_NAME DES-PT-20a-CTLFireability-04
FORMULA_NAME DES-PT-20a-CTLFireability-05
FORMULA_NAME DES-PT-20a-CTLFireability-06
FORMULA_NAME DES-PT-20a-CTLFireability-07
FORMULA_NAME DES-PT-20a-CTLFireability-08
FORMULA_NAME DES-PT-20a-CTLFireability-09
FORMULA_NAME DES-PT-20a-CTLFireability-10
FORMULA_NAME DES-PT-20a-CTLFireability-11
FORMULA_NAME DES-PT-20a-CTLFireability-12
FORMULA_NAME DES-PT-20a-CTLFireability-13
FORMULA_NAME DES-PT-20a-CTLFireability-14
FORMULA_NAME DES-PT-20a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678251437862

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-20a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 04:57:19] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 04:57:19] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 04:57:19] [INFO ] Load time of PNML (sax parser for PT used): 48 ms
[2023-03-08 04:57:19] [INFO ] Transformed 195 places.
[2023-03-08 04:57:19] [INFO ] Transformed 152 transitions.
[2023-03-08 04:57:19] [INFO ] Found NUPN structural information;
[2023-03-08 04:57:19] [INFO ] Parsed PT model containing 195 places and 152 transitions and 742 arcs in 112 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Ensure Unique test removed 14 transitions
Reduce redundant transitions removed 14 transitions.
Support contains 101 out of 195 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 195/195 places, 138/138 transitions.
Applied a total of 0 rules in 15 ms. Remains 195 /195 variables (removed 0) and now considering 138/138 (removed 0) transitions.
// Phase 1: matrix 138 rows 195 cols
[2023-03-08 04:57:19] [INFO ] Computed 59 place invariants in 26 ms
[2023-03-08 04:57:19] [INFO ] Implicit Places using invariants in 308 ms returned [92]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 331 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 194/195 places, 138/138 transitions.
Applied a total of 0 rules in 6 ms. Remains 194 /194 variables (removed 0) and now considering 138/138 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 352 ms. Remains : 194/195 places, 138/138 transitions.
Support contains 101 out of 194 places after structural reductions.
[2023-03-08 04:57:20] [INFO ] Flatten gal took : 38 ms
[2023-03-08 04:57:20] [INFO ] Flatten gal took : 17 ms
[2023-03-08 04:57:20] [INFO ] Input system was already deterministic with 138 transitions.
Incomplete random walk after 10000 steps, including 213 resets, run finished after 376 ms. (steps per millisecond=26 ) properties (out of 71) seen :45
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 26) seen :0
Running SMT prover for 26 properties.
// Phase 1: matrix 138 rows 194 cols
[2023-03-08 04:57:20] [INFO ] Computed 58 place invariants in 8 ms
[2023-03-08 04:57:20] [INFO ] [Real]Absence check using 33 positive place invariants in 7 ms returned sat
[2023-03-08 04:57:21] [INFO ] [Real]Absence check using 33 positive and 25 generalized place invariants in 10 ms returned sat
[2023-03-08 04:57:21] [INFO ] After 255ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:26
[2023-03-08 04:57:21] [INFO ] [Nat]Absence check using 33 positive place invariants in 7 ms returned sat
[2023-03-08 04:57:21] [INFO ] [Nat]Absence check using 33 positive and 25 generalized place invariants in 64 ms returned sat
[2023-03-08 04:57:23] [INFO ] After 2225ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :25
[2023-03-08 04:57:25] [INFO ] Deduced a trap composed of 10 places in 56 ms of which 4 ms to minimize.
[2023-03-08 04:57:25] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 103 ms
[2023-03-08 04:57:25] [INFO ] Deduced a trap composed of 9 places in 63 ms of which 1 ms to minimize.
[2023-03-08 04:57:25] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 91 ms
[2023-03-08 04:57:25] [INFO ] After 4146ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :25
Attempting to minimize the solution found.
Minimization took 1297 ms.
[2023-03-08 04:57:26] [INFO ] After 5919ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :25
Fused 26 Parikh solutions to 25 different solutions.
Parikh walk visited 23 properties in 643 ms.
Support contains 7 out of 194 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 194/194 places, 138/138 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 194 transition count 136
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 193 transition count 135
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 193 transition count 135
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 1 with 5 rules applied. Total rules applied 9 place count 193 transition count 135
Applied a total of 9 rules in 37 ms. Remains 193 /194 variables (removed 1) and now considering 135/138 (removed 3) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 38 ms. Remains : 193/194 places, 135/138 transitions.
Incomplete random walk after 10000 steps, including 140 resets, run finished after 94 ms. (steps per millisecond=106 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 25 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 12 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 1276251 steps, run timeout after 3001 ms. (steps per millisecond=425 ) properties seen :{}
Probabilistic random walk after 1276251 steps, saw 177996 distinct states, run finished after 3002 ms. (steps per millisecond=425 ) properties seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 135 rows 193 cols
[2023-03-08 04:57:30] [INFO ] Computed 60 place invariants in 5 ms
[2023-03-08 04:57:30] [INFO ] [Real]Absence check using 35 positive place invariants in 8 ms returned sat
[2023-03-08 04:57:30] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 9 ms returned sat
[2023-03-08 04:57:30] [INFO ] After 65ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-08 04:57:30] [INFO ] [Nat]Absence check using 35 positive place invariants in 6 ms returned sat
[2023-03-08 04:57:30] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 47 ms returned sat
[2023-03-08 04:57:31] [INFO ] After 80ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-08 04:57:31] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:57:31] [INFO ] After 71ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-08 04:57:31] [INFO ] Deduced a trap composed of 6 places in 65 ms of which 1 ms to minimize.
[2023-03-08 04:57:31] [INFO ] Deduced a trap composed of 7 places in 49 ms of which 1 ms to minimize.
[2023-03-08 04:57:31] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 136 ms
[2023-03-08 04:57:31] [INFO ] After 256ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 38 ms.
[2023-03-08 04:57:31] [INFO ] After 485ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 1 properties in 18 ms.
Support contains 3 out of 193 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 193/193 places, 135/135 transitions.
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 193 transition count 135
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 192 transition count 134
Applied a total of 2 rules in 20 ms. Remains 192 /193 variables (removed 1) and now considering 134/135 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 21 ms. Remains : 192/193 places, 134/135 transitions.
Incomplete random walk after 10000 steps, including 134 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 25 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1846004 steps, run timeout after 3001 ms. (steps per millisecond=615 ) properties seen :{}
Probabilistic random walk after 1846004 steps, saw 257492 distinct states, run finished after 3001 ms. (steps per millisecond=615 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 134 rows 192 cols
[2023-03-08 04:57:34] [INFO ] Computed 60 place invariants in 7 ms
[2023-03-08 04:57:34] [INFO ] [Real]Absence check using 35 positive place invariants in 5 ms returned sat
[2023-03-08 04:57:34] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 11 ms returned sat
[2023-03-08 04:57:34] [INFO ] After 69ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:57:34] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:57:34] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 66 ms returned sat
[2023-03-08 04:57:34] [INFO ] After 114ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:57:34] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:57:34] [INFO ] After 12ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 04:57:34] [INFO ] After 26ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-08 04:57:34] [INFO ] After 263ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 8 ms.
Support contains 3 out of 192 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 192/192 places, 134/134 transitions.
Applied a total of 0 rules in 6 ms. Remains 192 /192 variables (removed 0) and now considering 134/134 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7 ms. Remains : 192/192 places, 134/134 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 192/192 places, 134/134 transitions.
Applied a total of 0 rules in 6 ms. Remains 192 /192 variables (removed 0) and now considering 134/134 (removed 0) transitions.
[2023-03-08 04:57:34] [INFO ] Invariant cache hit.
[2023-03-08 04:57:34] [INFO ] Implicit Places using invariants in 130 ms returned []
[2023-03-08 04:57:34] [INFO ] Invariant cache hit.
[2023-03-08 04:57:35] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:57:35] [INFO ] Implicit Places using invariants and state equation in 197 ms returned []
Implicit Place search using SMT with State Equation took 330 ms to find 0 implicit places.
[2023-03-08 04:57:35] [INFO ] Redundant transitions in 4 ms returned []
[2023-03-08 04:57:35] [INFO ] Invariant cache hit.
[2023-03-08 04:57:35] [INFO ] Dead Transitions using invariants and state equation in 90 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 443 ms. Remains : 192/192 places, 134/134 transitions.
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 192 transition count 134
Applied a total of 1 rules in 10 ms. Remains 192 /192 variables (removed 0) and now considering 134/134 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 134 rows 192 cols
[2023-03-08 04:57:35] [INFO ] Computed 60 place invariants in 6 ms
[2023-03-08 04:57:35] [INFO ] [Real]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:57:35] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 8 ms returned sat
[2023-03-08 04:57:35] [INFO ] After 51ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:57:35] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:57:35] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 70 ms returned sat
[2023-03-08 04:57:35] [INFO ] After 112ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:57:35] [INFO ] After 126ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-08 04:57:35] [INFO ] After 247ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 13 ms
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 13 ms
[2023-03-08 04:57:35] [INFO ] Input system was already deterministic with 138 transitions.
Support contains 96 out of 194 places (down from 100) after GAL structural reductions.
FORMULA DES-PT-20a-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 97 stabilizing places and 92 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 4 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 11 ms
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 12 ms
[2023-03-08 04:57:35] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 6 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 11 ms
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 12 ms
[2023-03-08 04:57:35] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 14 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:57:35] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Applied a total of 0 rules in 3 ms. Remains 194 /194 variables (removed 0) and now considering 138/138 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 194/194 places, 138/138 transitions.
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:57:35] [INFO ] Input system was already deterministic with 138 transitions.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 7 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:57:35] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 12 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:57:35] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 13 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:57:35] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:57:36] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 13 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:57:36] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:57:36] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:57:36] [INFO ] Input system was already deterministic with 137 transitions.
Incomplete random walk after 10000 steps, including 227 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 40 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1892492 steps, run timeout after 3001 ms. (steps per millisecond=630 ) properties seen :{}
Probabilistic random walk after 1892492 steps, saw 256962 distinct states, run finished after 3001 ms. (steps per millisecond=630 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 137 rows 193 cols
[2023-03-08 04:57:39] [INFO ] Computed 58 place invariants in 13 ms
[2023-03-08 04:57:39] [INFO ] [Real]Absence check using 33 positive place invariants in 47 ms returned sat
[2023-03-08 04:57:39] [INFO ] [Real]Absence check using 33 positive and 25 generalized place invariants in 9 ms returned sat
[2023-03-08 04:57:39] [INFO ] After 113ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:57:39] [INFO ] [Nat]Absence check using 33 positive place invariants in 6 ms returned sat
[2023-03-08 04:57:39] [INFO ] [Nat]Absence check using 33 positive and 25 generalized place invariants in 79 ms returned sat
[2023-03-08 04:57:39] [INFO ] After 105ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:57:39] [INFO ] After 137ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 29 ms.
[2023-03-08 04:57:39] [INFO ] After 376ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 93 ms.
Support contains 2 out of 193 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 193/193 places, 137/137 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 193 transition count 135
Partial Free-agglomeration rule applied 6 times.
Drop transitions removed 6 transitions
Iterating global reduction 1 with 6 rules applied. Total rules applied 8 place count 193 transition count 135
Applied a total of 8 rules in 16 ms. Remains 193 /193 variables (removed 0) and now considering 135/137 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 16 ms. Remains : 193/193 places, 135/137 transitions.
Incomplete random walk after 1000000 steps, including 13466 resets, run finished after 2260 ms. (steps per millisecond=442 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000000 steps, including 1791 resets, run finished after 916 ms. (steps per millisecond=1091 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 5629728 steps, run timeout after 9001 ms. (steps per millisecond=625 ) properties seen :{}
Probabilistic random walk after 5629728 steps, saw 729365 distinct states, run finished after 9001 ms. (steps per millisecond=625 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 135 rows 193 cols
[2023-03-08 04:57:51] [INFO ] Computed 60 place invariants in 5 ms
[2023-03-08 04:57:51] [INFO ] [Real]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:57:51] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 10 ms returned sat
[2023-03-08 04:57:51] [INFO ] After 78ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:57:52] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:57:52] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 59 ms returned sat
[2023-03-08 04:57:52] [INFO ] After 104ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:57:52] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 04:57:52] [INFO ] After 41ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 04:57:52] [INFO ] After 81ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 21 ms.
[2023-03-08 04:57:52] [INFO ] After 346ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 105 ms.
Support contains 2 out of 193 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 193/193 places, 135/135 transitions.
Applied a total of 0 rules in 22 ms. Remains 193 /193 variables (removed 0) and now considering 135/135 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 22 ms. Remains : 193/193 places, 135/135 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 193/193 places, 135/135 transitions.
Applied a total of 0 rules in 5 ms. Remains 193 /193 variables (removed 0) and now considering 135/135 (removed 0) transitions.
[2023-03-08 04:57:52] [INFO ] Invariant cache hit.
[2023-03-08 04:57:52] [INFO ] Implicit Places using invariants in 256 ms returned []
[2023-03-08 04:57:52] [INFO ] Invariant cache hit.
[2023-03-08 04:57:52] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 04:57:53] [INFO ] Implicit Places using invariants and state equation in 301 ms returned []
Implicit Place search using SMT with State Equation took 559 ms to find 0 implicit places.
[2023-03-08 04:57:53] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-08 04:57:53] [INFO ] Invariant cache hit.
[2023-03-08 04:57:53] [INFO ] Dead Transitions using invariants and state equation in 111 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 693 ms. Remains : 193/193 places, 135/135 transitions.
Incomplete random walk after 100000 steps, including 1360 resets, run finished after 359 ms. (steps per millisecond=278 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-08 04:57:53] [INFO ] Invariant cache hit.
[2023-03-08 04:57:53] [INFO ] [Real]Absence check using 35 positive place invariants in 10 ms returned sat
[2023-03-08 04:57:53] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 15 ms returned sat
[2023-03-08 04:57:53] [INFO ] After 79ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-08 04:57:53] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 04:57:53] [INFO ] After 16ms SMT Verify possible using 3 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-08 04:57:53] [INFO ] Deduced a trap composed of 21 places in 67 ms of which 0 ms to minimize.
[2023-03-08 04:57:53] [INFO ] Deduced a trap composed of 17 places in 26 ms of which 0 ms to minimize.
[2023-03-08 04:57:53] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 142 ms
[2023-03-08 04:57:53] [INFO ] After 219ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:57:53] [INFO ] After 379ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:57:53] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:57:53] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 33 ms returned sat
[2023-03-08 04:57:54] [INFO ] After 85ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:57:54] [INFO ] After 14ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 04:57:54] [INFO ] After 28ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-08 04:57:54] [INFO ] After 225ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Incomplete random walk after 1000000 steps, including 13487 resets, run finished after 2068 ms. (steps per millisecond=483 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 1726 resets, run finished after 910 ms. (steps per millisecond=1098 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3918009 steps, run timeout after 6001 ms. (steps per millisecond=652 ) properties seen :{}
Probabilistic random walk after 3918009 steps, saw 531814 distinct states, run finished after 6001 ms. (steps per millisecond=652 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-08 04:58:03] [INFO ] Invariant cache hit.
[2023-03-08 04:58:03] [INFO ] [Real]Absence check using 35 positive place invariants in 8 ms returned sat
[2023-03-08 04:58:03] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 17 ms returned sat
[2023-03-08 04:58:03] [INFO ] After 127ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:58:03] [INFO ] [Nat]Absence check using 35 positive place invariants in 5 ms returned sat
[2023-03-08 04:58:03] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 61 ms returned sat
[2023-03-08 04:58:03] [INFO ] After 89ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:58:03] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 04:58:03] [INFO ] After 32ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 04:58:03] [INFO ] After 61ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 33 ms.
[2023-03-08 04:58:03] [INFO ] After 310ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 769 steps, including 3 resets, run visited all 1 properties in 3 ms. (steps per millisecond=256 )
FORMULA DES-PT-20a-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 2 ms.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 4 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 15 ms
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 3 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:58:03] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 10 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 24 ms
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 4 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 10 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 7 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:58:03] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 194/194 places, 138/138 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 193 transition count 137
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 193 transition count 137
Applied a total of 2 rules in 19 ms. Remains 193 /194 variables (removed 1) and now considering 137/138 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 193/194 places, 137/138 transitions.
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 14 ms
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:58:03] [INFO ] Input system was already deterministic with 137 transitions.
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:58:03] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:58:03] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 20 ms.
[2023-03-08 04:58:03] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 194 places, 138 transitions and 675 arcs took 1 ms.
Total runtime 44691 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-20a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA DES-PT-20a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-20a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678251750475

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 54 (type EXCL) for 53 DES-PT-20a-CTLFireability-13
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DES-PT-20a-CTLFireability-13
lola: result : false
lola: markings : 46
lola: fired transitions : 91
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 32 (type EXCL) for 29 DES-PT-20a-CTLFireability-09
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DES-PT-20a-CTLFireability-09
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 29 DES-PT-20a-CTLFireability-09
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DES-PT-20a-CTLFireability-09
lola: result : false
lola: markings : 28
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 27 (type EXCL) for 26 DES-PT-20a-CTLFireability-07
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 63 (type FNDP) for 3 DES-PT-20a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 3 DES-PT-20a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SRCH) for 3 DES-PT-20a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 27 (type EXCL) for DES-PT-20a-CTLFireability-07
lola: result : false
lola: markings : 46
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 3 DES-PT-20a-CTLFireability-02
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 66 (type SRCH) for DES-PT-20a-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
sara: try reading problem file /home/mcc/execution/375/CTLFireability-64.sara.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 65 (type EXCL) for DES-PT-20a-CTLFireability-02
lola: result : true
lola: markings : 19347
lola: fired transitions : 23384
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for DES-PT-20a-CTLFireability-02 (obsolete)
lola: CANCELED task # 64 (type EQUN) for DES-PT-20a-CTLFireability-02 (obsolete)
lola: LAUNCH task # 57 (type EXCL) for 56 DES-PT-20a-CTLFireability-14
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 64 (type EQUN) for DES-PT-20a-CTLFireability-02
lola: result : unknown
lola: FINISHED task # 63 (type FNDP) for DES-PT-20a-CTLFireability-02
lola: result : unknown
lola: fired transitions : 125984
lola: tried executions : 3016
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 57 (type EXCL) for DES-PT-20a-CTLFireability-14
lola: result : false
lola: markings : 46
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 DES-PT-20a-CTLFireability-12
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for DES-PT-20a-CTLFireability-12
lola: result : false
lola: markings : 45
lola: fired transitions : 89
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 21 (type EXCL) for 20 DES-PT-20a-CTLFireability-05
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 21 (type EXCL) for DES-PT-20a-CTLFireability-05
lola: result : false
lola: markings : 668342
lola: fired transitions : 2542526
lola: time used : 3.000000
lola: memory pages used : 4
lola: LAUNCH task # 48 (type EXCL) for 47 DES-PT-20a-CTLFireability-11
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DES-PT-20a-CTLFireability-11
lola: result : false
lola: markings : 46
lola: fired transitions : 59
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 DES-PT-20a-CTLFireability-10
lola: time limit : 449 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 2/449 1/32 DES-PT-20a-CTLFireability-10 143755 m, 28751 m/sec, 1385639 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 7/449 3/32 DES-PT-20a-CTLFireability-10 500285 m, 71306 m/sec, 5233822 t fired, .

Time elapsed: 11 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 12/449 5/32 DES-PT-20a-CTLFireability-10 810419 m, 62026 m/sec, 8980951 t fired, .

Time elapsed: 16 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 17/449 6/32 DES-PT-20a-CTLFireability-10 1132771 m, 64470 m/sec, 12905127 t fired, .

Time elapsed: 21 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 22/449 8/32 DES-PT-20a-CTLFireability-10 1440677 m, 61581 m/sec, 16639245 t fired, .

Time elapsed: 26 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 27/449 10/32 DES-PT-20a-CTLFireability-10 1777562 m, 67377 m/sec, 20426563 t fired, .

Time elapsed: 31 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 32/449 12/32 DES-PT-20a-CTLFireability-10 2125946 m, 69676 m/sec, 24191306 t fired, .

Time elapsed: 36 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 37/449 13/32 DES-PT-20a-CTLFireability-10 2496249 m, 74060 m/sec, 28011465 t fired, .

Time elapsed: 41 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 42/449 15/32 DES-PT-20a-CTLFireability-10 2787280 m, 58206 m/sec, 31763298 t fired, .

Time elapsed: 46 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 47/449 17/32 DES-PT-20a-CTLFireability-10 3094798 m, 61503 m/sec, 35521348 t fired, .

Time elapsed: 51 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 52/449 18/32 DES-PT-20a-CTLFireability-10 3398014 m, 60643 m/sec, 39144647 t fired, .

Time elapsed: 56 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 57/449 20/32 DES-PT-20a-CTLFireability-10 3765014 m, 73400 m/sec, 42971512 t fired, .

Time elapsed: 61 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 62/449 22/32 DES-PT-20a-CTLFireability-10 4085028 m, 64002 m/sec, 46707383 t fired, .

Time elapsed: 66 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 67/449 23/32 DES-PT-20a-CTLFireability-10 4400954 m, 63185 m/sec, 50396854 t fired, .

Time elapsed: 71 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 72/449 25/32 DES-PT-20a-CTLFireability-10 4681697 m, 56148 m/sec, 53960484 t fired, .

Time elapsed: 76 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 77/449 27/32 DES-PT-20a-CTLFireability-10 5011226 m, 65905 m/sec, 57656060 t fired, .

Time elapsed: 81 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 82/449 29/32 DES-PT-20a-CTLFireability-10 5380148 m, 73784 m/sec, 61384555 t fired, .

Time elapsed: 86 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 87/449 30/32 DES-PT-20a-CTLFireability-10 5661516 m, 56273 m/sec, 65067473 t fired, .

Time elapsed: 91 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 92/449 32/32 DES-PT-20a-CTLFireability-10 5976219 m, 62940 m/sec, 68802812 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 45 (type EXCL) for DES-PT-20a-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-02: DISJ 0 2 0 0 7 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 24 (type EXCL) for 23 DES-PT-20a-CTLFireability-06
lola: time limit : 499 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for DES-PT-20a-CTLFireability-06
lola: result : true
lola: markings : 1247
lola: fired transitions : 2796
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 DES-PT-20a-CTLFireability-04
lola: time limit : 583 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for DES-PT-20a-CTLFireability-04
lola: result : false
lola: markings : 8720
lola: fired transitions : 31099
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 3 DES-PT-20a-CTLFireability-02
lola: time limit : 699 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DES-PT-20a-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 DES-PT-20a-CTLFireability-02
lola: time limit : 874 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for DES-PT-20a-CTLFireability-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-20a-CTLFireability-00
lola: time limit : 1166 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1166 5/32 DES-PT-20a-CTLFireability-00 862091 m, 172418 m/sec, 4255657 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1166 9/32 DES-PT-20a-CTLFireability-00 1590503 m, 145682 m/sec, 8584698 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1166 12/32 DES-PT-20a-CTLFireability-00 2125524 m, 107004 m/sec, 12952691 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1166 14/32 DES-PT-20a-CTLFireability-00 2601128 m, 95120 m/sec, 17310149 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1166 17/32 DES-PT-20a-CTLFireability-00 3079812 m, 95736 m/sec, 21685836 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1166 19/32 DES-PT-20a-CTLFireability-00 3547280 m, 93493 m/sec, 25908517 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1166 22/32 DES-PT-20a-CTLFireability-00 4037447 m, 98033 m/sec, 30152910 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1166 24/32 DES-PT-20a-CTLFireability-00 4563329 m, 105176 m/sec, 34434516 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/1166 27/32 DES-PT-20a-CTLFireability-00 5074900 m, 102314 m/sec, 38642157 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/1166 30/32 DES-PT-20a-CTLFireability-00 5568064 m, 98632 m/sec, 42864661 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/1166 32/32 DES-PT-20a-CTLFireability-00 6027026 m, 91792 m/sec, 47034483 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for DES-PT-20a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 67 (type EXCL) for 59 DES-PT-20a-CTLFireability-15
lola: time limit : 1719 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 5/1719 4/32 DES-PT-20a-CTLFireability-15 697166 m, 139433 m/sec, 4582076 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 10/1719 7/32 DES-PT-20a-CTLFireability-15 1358923 m, 132351 m/sec, 9155802 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 15/1719 10/32 DES-PT-20a-CTLFireability-15 2018215 m, 131858 m/sec, 13614528 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 20/1719 13/32 DES-PT-20a-CTLFireability-15 2647033 m, 125763 m/sec, 17481424 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 25/1719 16/32 DES-PT-20a-CTLFireability-15 3247137 m, 120020 m/sec, 21059574 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 30/1719 20/32 DES-PT-20a-CTLFireability-15 3938629 m, 138298 m/sec, 25081314 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 35/1719 23/32 DES-PT-20a-CTLFireability-15 4673737 m, 147021 m/sec, 29638044 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 40/1719 27/32 DES-PT-20a-CTLFireability-15 5352802 m, 135813 m/sec, 34119819 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 45/1719 30/32 DES-PT-20a-CTLFireability-15 5971830 m, 123805 m/sec, 38605151 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 AGEF EXCL 50/1719 32/32 DES-PT-20a-CTLFireability-15 6533678 m, 112369 m/sec, 43094056 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 67 (type EXCL) for DES-PT-20a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 15 (type EXCL) for 14 DES-PT-20a-CTLFireability-03
lola: time limit : 3384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/3384 7/32 DES-PT-20a-CTLFireability-03 1361749 m, 272349 m/sec, 4214292 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/3384 13/32 DES-PT-20a-CTLFireability-03 2315560 m, 190762 m/sec, 8281074 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/3384 16/32 DES-PT-20a-CTLFireability-03 3051102 m, 147108 m/sec, 12548944 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/3384 19/32 DES-PT-20a-CTLFireability-03 3546973 m, 99174 m/sec, 16956439 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/3384 21/32 DES-PT-20a-CTLFireability-03 4041814 m, 98968 m/sec, 21347452 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/3384 24/32 DES-PT-20a-CTLFireability-03 4530413 m, 97719 m/sec, 25706630 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/3384 27/32 DES-PT-20a-CTLFireability-03 5093289 m, 112575 m/sec, 30072905 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/3384 30/32 DES-PT-20a-CTLFireability-03 5606445 m, 102631 m/sec, 34490515 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/3384 32/32 DES-PT-20a-CTLFireability-03 6092932 m, 97297 m/sec, 38885897 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 15 (type EXCL) for DES-PT-20a-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-20a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-20a-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-20a-CTLFireability-00: CTL unknown AGGR
DES-PT-20a-CTLFireability-02: DISJ false DISJ
DES-PT-20a-CTLFireability-03: CTL unknown AGGR
DES-PT-20a-CTLFireability-04: CTL false CTL model checker
DES-PT-20a-CTLFireability-05: CTL false CTL model checker
DES-PT-20a-CTLFireability-06: CTL true CTL model checker
DES-PT-20a-CTLFireability-07: CTL false CTL model checker
DES-PT-20a-CTLFireability-09: DISJ false DISJ
DES-PT-20a-CTLFireability-10: CTL unknown AGGR
DES-PT-20a-CTLFireability-11: CTL false CTL model checker
DES-PT-20a-CTLFireability-12: CTL false CTL model checker
DES-PT-20a-CTLFireability-13: CTL false CTL model checker
DES-PT-20a-CTLFireability-14: CTL false CTL model checker
DES-PT-20a-CTLFireability-15: EFAG unknown AGGR


Time elapsed: 266 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-20a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-20a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478300426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-20a.tgz
mv DES-PT-20a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;