Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478300402.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-05b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478300402
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 420K
-rw-r--r-- 1 mcc users 5.6K Feb 26 15:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 56K Feb 26 15:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 15:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 26 15:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.2K Feb 26 15:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 56K Feb 26 15:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 15:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 15:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 73K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-05b-CTLFireability-00
FORMULA_NAME DES-PT-05b-CTLFireability-01
FORMULA_NAME DES-PT-05b-CTLFireability-02
FORMULA_NAME DES-PT-05b-CTLFireability-03
FORMULA_NAME DES-PT-05b-CTLFireability-04
FORMULA_NAME DES-PT-05b-CTLFireability-05
FORMULA_NAME DES-PT-05b-CTLFireability-06
FORMULA_NAME DES-PT-05b-CTLFireability-07
FORMULA_NAME DES-PT-05b-CTLFireability-08
FORMULA_NAME DES-PT-05b-CTLFireability-09
FORMULA_NAME DES-PT-05b-CTLFireability-10
FORMULA_NAME DES-PT-05b-CTLFireability-11
FORMULA_NAME DES-PT-05b-CTLFireability-12
FORMULA_NAME DES-PT-05b-CTLFireability-13
FORMULA_NAME DES-PT-05b-CTLFireability-14
FORMULA_NAME DES-PT-05b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678250523955

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-05b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 04:42:05] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 04:42:05] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 04:42:05] [INFO ] Load time of PNML (sax parser for PT used): 50 ms
[2023-03-08 04:42:05] [INFO ] Transformed 300 places.
[2023-03-08 04:42:05] [INFO ] Transformed 251 transitions.
[2023-03-08 04:42:05] [INFO ] Found NUPN structural information;
[2023-03-08 04:42:05] [INFO ] Parsed PT model containing 300 places and 251 transitions and 747 arcs in 108 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 158 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 251/251 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 297 transition count 251
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 14 place count 286 transition count 240
Iterating global reduction 1 with 11 rules applied. Total rules applied 25 place count 286 transition count 240
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 29 place count 282 transition count 236
Iterating global reduction 1 with 4 rules applied. Total rules applied 33 place count 282 transition count 236
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 35 place count 282 transition count 234
Applied a total of 35 rules in 45 ms. Remains 282 /300 variables (removed 18) and now considering 234/251 (removed 17) transitions.
// Phase 1: matrix 234 rows 282 cols
[2023-03-08 04:42:05] [INFO ] Computed 62 place invariants in 22 ms
[2023-03-08 04:42:06] [INFO ] Implicit Places using invariants in 495 ms returned []
[2023-03-08 04:42:06] [INFO ] Invariant cache hit.
[2023-03-08 04:42:06] [INFO ] Implicit Places using invariants and state equation in 214 ms returned []
Implicit Place search using SMT with State Equation took 734 ms to find 0 implicit places.
[2023-03-08 04:42:06] [INFO ] Invariant cache hit.
[2023-03-08 04:42:06] [INFO ] Dead Transitions using invariants and state equation in 141 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 282/300 places, 234/251 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 921 ms. Remains : 282/300 places, 234/251 transitions.
Support contains 158 out of 282 places after structural reductions.
[2023-03-08 04:42:06] [INFO ] Flatten gal took : 41 ms
[2023-03-08 04:42:06] [INFO ] Flatten gal took : 21 ms
[2023-03-08 04:42:06] [INFO ] Input system was already deterministic with 234 transitions.
Incomplete random walk after 10000 steps, including 87 resets, run finished after 532 ms. (steps per millisecond=18 ) properties (out of 100) seen :81
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Running SMT prover for 19 properties.
[2023-03-08 04:42:07] [INFO ] Invariant cache hit.
[2023-03-08 04:42:07] [INFO ] [Real]Absence check using 34 positive place invariants in 9 ms returned sat
[2023-03-08 04:42:07] [INFO ] [Real]Absence check using 34 positive and 28 generalized place invariants in 9 ms returned sat
[2023-03-08 04:42:07] [INFO ] After 226ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:18
[2023-03-08 04:42:07] [INFO ] [Nat]Absence check using 34 positive place invariants in 10 ms returned sat
[2023-03-08 04:42:07] [INFO ] [Nat]Absence check using 34 positive and 28 generalized place invariants in 11 ms returned sat
[2023-03-08 04:42:08] [INFO ] After 285ms SMT Verify possible using state equation in natural domain returned unsat :7 sat :12
[2023-03-08 04:42:08] [INFO ] Deduced a trap composed of 11 places in 72 ms of which 3 ms to minimize.
[2023-03-08 04:42:08] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 101 ms
[2023-03-08 04:42:08] [INFO ] Deduced a trap composed of 20 places in 83 ms of which 1 ms to minimize.
[2023-03-08 04:42:08] [INFO ] Deduced a trap composed of 21 places in 49 ms of which 0 ms to minimize.
[2023-03-08 04:42:08] [INFO ] Deduced a trap composed of 15 places in 41 ms of which 1 ms to minimize.
[2023-03-08 04:42:08] [INFO ] Deduced a trap composed of 20 places in 42 ms of which 0 ms to minimize.
[2023-03-08 04:42:08] [INFO ] Deduced a trap composed of 19 places in 38 ms of which 1 ms to minimize.
[2023-03-08 04:42:08] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 322 ms
[2023-03-08 04:42:08] [INFO ] Deduced a trap composed of 20 places in 43 ms of which 1 ms to minimize.
[2023-03-08 04:42:09] [INFO ] Deduced a trap composed of 24 places in 60 ms of which 0 ms to minimize.
[2023-03-08 04:42:09] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 142 ms
[2023-03-08 04:42:09] [INFO ] After 1123ms SMT Verify possible using trap constraints in natural domain returned unsat :7 sat :12
Attempting to minimize the solution found.
Minimization took 164 ms.
[2023-03-08 04:42:09] [INFO ] After 1520ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :12
Fused 19 Parikh solutions to 12 different solutions.
Parikh walk visited 2 properties in 211 ms.
Support contains 39 out of 282 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 282/282 places, 234/234 transitions.
Graph (complete) has 530 edges and 282 vertex of which 278 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.1 ms
Discarding 4 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 0 with 11 rules applied. Total rules applied 12 place count 278 transition count 219
Reduce places removed 9 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 10 rules applied. Total rules applied 22 place count 269 transition count 218
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 23 place count 268 transition count 218
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 23 place count 268 transition count 208
Deduced a syphon composed of 10 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 43 place count 258 transition count 208
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 55 place count 246 transition count 196
Iterating global reduction 3 with 12 rules applied. Total rules applied 67 place count 246 transition count 196
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 70 place count 246 transition count 193
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 71 place count 245 transition count 193
Discarding 7 places :
Symmetric choice reduction at 5 with 7 rule applications. Total rules 78 place count 238 transition count 186
Iterating global reduction 5 with 7 rules applied. Total rules applied 85 place count 238 transition count 186
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 5 with 7 rules applied. Total rules applied 92 place count 238 transition count 179
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 92 place count 238 transition count 178
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 94 place count 237 transition count 178
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 6 with 120 rules applied. Total rules applied 214 place count 177 transition count 118
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -9
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 6 with 8 rules applied. Total rules applied 222 place count 173 transition count 127
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 223 place count 173 transition count 126
Free-agglomeration rule applied 3 times.
Iterating global reduction 6 with 3 rules applied. Total rules applied 226 place count 173 transition count 123
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 229 place count 170 transition count 123
Free-agglomeration rule (complex) applied 2 times.
Iterating global reduction 7 with 2 rules applied. Total rules applied 231 place count 170 transition count 121
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 233 place count 168 transition count 121
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 234 place count 167 transition count 120
Applied a total of 234 rules in 76 ms. Remains 167 /282 variables (removed 115) and now considering 120/234 (removed 114) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 76 ms. Remains : 167/282 places, 120/234 transitions.
Incomplete random walk after 10000 steps, including 247 resets, run finished after 198 ms. (steps per millisecond=50 ) properties (out of 10) seen :3
Incomplete Best-First random walk after 10001 steps, including 36 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 59 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 34 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 38 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 56 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 48 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 44 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 120 rows 167 cols
[2023-03-08 04:42:09] [INFO ] Computed 64 place invariants in 4 ms
[2023-03-08 04:42:10] [INFO ] After 46ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-08 04:42:10] [INFO ] [Nat]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 04:42:10] [INFO ] [Nat]Absence check using 36 positive and 28 generalized place invariants in 24 ms returned sat
[2023-03-08 04:42:10] [INFO ] After 111ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-08 04:42:10] [INFO ] State equation strengthened by 16 read => feed constraints.
[2023-03-08 04:42:10] [INFO ] After 57ms SMT Verify possible using 16 Read/Feed constraints in natural domain returned unsat :0 sat :6
[2023-03-08 04:42:10] [INFO ] Deduced a trap composed of 13 places in 34 ms of which 0 ms to minimize.
[2023-03-08 04:42:10] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 52 ms
[2023-03-08 04:42:10] [INFO ] Deduced a trap composed of 16 places in 37 ms of which 0 ms to minimize.
[2023-03-08 04:42:10] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 49 ms
[2023-03-08 04:42:10] [INFO ] After 230ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 59 ms.
[2023-03-08 04:42:10] [INFO ] After 516ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Parikh walk visited 0 properties in 64 ms.
Support contains 20 out of 167 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 167/167 places, 120/120 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 167 transition count 119
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 166 transition count 119
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 2 place count 166 transition count 117
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 6 place count 164 transition count 117
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 7 place count 163 transition count 116
Iterating global reduction 2 with 1 rules applied. Total rules applied 8 place count 163 transition count 116
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 20 place count 157 transition count 110
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 21 place count 156 transition count 109
Iterating global reduction 2 with 1 rules applied. Total rules applied 22 place count 156 transition count 109
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 30 place count 156 transition count 101
Free-agglomeration rule applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 31 place count 156 transition count 100
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 32 place count 155 transition count 100
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 33 place count 155 transition count 100
Applied a total of 33 rules in 36 ms. Remains 155 /167 variables (removed 12) and now considering 100/120 (removed 20) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 37 ms. Remains : 155/167 places, 100/120 transitions.
Incomplete random walk after 10000 steps, including 206 resets, run finished after 153 ms. (steps per millisecond=65 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 67 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 44 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 42 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 50 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
// Phase 1: matrix 100 rows 155 cols
[2023-03-08 04:42:11] [INFO ] Computed 64 place invariants in 2 ms
[2023-03-08 04:42:11] [INFO ] After 46ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2023-03-08 04:42:11] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 04:42:11] [INFO ] [Nat]Absence check using 36 positive and 28 generalized place invariants in 6 ms returned sat
[2023-03-08 04:42:11] [INFO ] After 70ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-08 04:42:11] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-08 04:42:11] [INFO ] After 45ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-08 04:42:11] [INFO ] Deduced a trap composed of 7 places in 44 ms of which 0 ms to minimize.
[2023-03-08 04:42:11] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 55 ms
[2023-03-08 04:42:11] [INFO ] Deduced a trap composed of 9 places in 20 ms of which 1 ms to minimize.
[2023-03-08 04:42:11] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 34 ms
[2023-03-08 04:42:11] [INFO ] Deduced a trap composed of 10 places in 39 ms of which 0 ms to minimize.
[2023-03-08 04:42:11] [INFO ] Deduced a trap composed of 12 places in 39 ms of which 1 ms to minimize.
[2023-03-08 04:42:11] [INFO ] Deduced a trap composed of 4 places in 32 ms of which 1 ms to minimize.
[2023-03-08 04:42:11] [INFO ] Deduced a trap composed of 10 places in 28 ms of which 1 ms to minimize.
[2023-03-08 04:42:11] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 179 ms
[2023-03-08 04:42:11] [INFO ] After 355ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 40 ms.
[2023-03-08 04:42:11] [INFO ] After 540ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 1 properties in 25 ms.
Support contains 13 out of 155 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 155/155 places, 100/100 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 150 transition count 95
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 11 place count 150 transition count 95
Applied a total of 11 rules in 12 ms. Remains 150 /155 variables (removed 5) and now considering 95/100 (removed 5) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12 ms. Remains : 150/155 places, 95/100 transitions.
Incomplete random walk after 10000 steps, including 236 resets, run finished after 142 ms. (steps per millisecond=70 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10000 steps, including 47 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 35 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 43 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 95 rows 150 cols
[2023-03-08 04:42:11] [INFO ] Computed 64 place invariants in 2 ms
[2023-03-08 04:42:11] [INFO ] After 39ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-08 04:42:11] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 04:42:12] [INFO ] [Nat]Absence check using 36 positive and 28 generalized place invariants in 48 ms returned sat
[2023-03-08 04:42:12] [INFO ] After 78ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-08 04:42:12] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-08 04:42:12] [INFO ] After 26ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-08 04:42:12] [INFO ] Deduced a trap composed of 5 places in 47 ms of which 1 ms to minimize.
[2023-03-08 04:42:12] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 63 ms
[2023-03-08 04:42:12] [INFO ] After 118ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 27 ms.
[2023-03-08 04:42:12] [INFO ] After 322ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 21 ms.
Support contains 8 out of 150 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 150/150 places, 95/95 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 150 transition count 94
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 149 transition count 94
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 10 place count 145 transition count 90
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 11 place count 144 transition count 87
Iterating global reduction 2 with 1 rules applied. Total rules applied 12 place count 144 transition count 87
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 16 place count 144 transition count 83
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 18 place count 143 transition count 85
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 19 place count 142 transition count 84
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 20 place count 141 transition count 84
Applied a total of 20 rules in 20 ms. Remains 141 /150 variables (removed 9) and now considering 84/95 (removed 11) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 20 ms. Remains : 141/150 places, 84/95 transitions.
Incomplete random walk after 10000 steps, including 287 resets, run finished after 119 ms. (steps per millisecond=84 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 66 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 60 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 50 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 2178142 steps, run timeout after 3001 ms. (steps per millisecond=725 ) properties seen :{0=1, 2=1}
Probabilistic random walk after 2178142 steps, saw 296451 distinct states, run finished after 3002 ms. (steps per millisecond=725 ) properties seen :2
Running SMT prover for 1 properties.
// Phase 1: matrix 84 rows 141 cols
[2023-03-08 04:42:15] [INFO ] Computed 63 place invariants in 7 ms
[2023-03-08 04:42:15] [INFO ] [Real]Absence check using 35 positive place invariants in 6 ms returned sat
[2023-03-08 04:42:15] [INFO ] [Real]Absence check using 35 positive and 28 generalized place invariants in 7 ms returned sat
[2023-03-08 04:42:15] [INFO ] After 106ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:42:15] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:42:15] [INFO ] [Nat]Absence check using 35 positive and 28 generalized place invariants in 6 ms returned sat
[2023-03-08 04:42:15] [INFO ] After 37ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:42:15] [INFO ] Deduced a trap composed of 13 places in 37 ms of which 1 ms to minimize.
[2023-03-08 04:42:15] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 45 ms
[2023-03-08 04:42:15] [INFO ] After 85ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-08 04:42:15] [INFO ] After 160ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 3 ms.
Support contains 4 out of 141 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 141/141 places, 84/84 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 141 transition count 83
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 140 transition count 83
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 139 transition count 82
Applied a total of 3 rules in 9 ms. Remains 139 /141 variables (removed 2) and now considering 82/84 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 139/141 places, 82/84 transitions.
Incomplete random walk after 10000 steps, including 307 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 58 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2228897 steps, run timeout after 3001 ms. (steps per millisecond=742 ) properties seen :{}
Probabilistic random walk after 2228897 steps, saw 310972 distinct states, run finished after 3001 ms. (steps per millisecond=742 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 82 rows 139 cols
[2023-03-08 04:42:18] [INFO ] Computed 63 place invariants in 5 ms
[2023-03-08 04:42:18] [INFO ] [Real]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:42:18] [INFO ] [Real]Absence check using 35 positive and 28 generalized place invariants in 6 ms returned sat
[2023-03-08 04:42:18] [INFO ] After 47ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:42:18] [INFO ] [Nat]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:42:18] [INFO ] [Nat]Absence check using 35 positive and 28 generalized place invariants in 48 ms returned sat
[2023-03-08 04:42:18] [INFO ] After 37ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:42:19] [INFO ] Deduced a trap composed of 12 places in 32 ms of which 0 ms to minimize.
[2023-03-08 04:42:19] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 40 ms
[2023-03-08 04:42:19] [INFO ] After 81ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-08 04:42:19] [INFO ] After 177ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 4 out of 139 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 139/139 places, 82/82 transitions.
Applied a total of 0 rules in 3 ms. Remains 139 /139 variables (removed 0) and now considering 82/82 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3 ms. Remains : 139/139 places, 82/82 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 139/139 places, 82/82 transitions.
Applied a total of 0 rules in 4 ms. Remains 139 /139 variables (removed 0) and now considering 82/82 (removed 0) transitions.
[2023-03-08 04:42:19] [INFO ] Invariant cache hit.
[2023-03-08 04:42:19] [INFO ] Implicit Places using invariants in 90 ms returned []
[2023-03-08 04:42:19] [INFO ] Invariant cache hit.
[2023-03-08 04:42:19] [INFO ] Implicit Places using invariants and state equation in 122 ms returned []
Implicit Place search using SMT with State Equation took 212 ms to find 0 implicit places.
[2023-03-08 04:42:19] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-08 04:42:19] [INFO ] Invariant cache hit.
[2023-03-08 04:42:19] [INFO ] Dead Transitions using invariants and state equation in 64 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 287 ms. Remains : 139/139 places, 82/82 transitions.
Applied a total of 0 rules in 4 ms. Remains 139 /139 variables (removed 0) and now considering 82/82 (removed 0) transitions.
Running SMT prover for 1 properties.
[2023-03-08 04:42:19] [INFO ] Invariant cache hit.
[2023-03-08 04:42:19] [INFO ] [Real]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:42:19] [INFO ] [Real]Absence check using 35 positive and 28 generalized place invariants in 5 ms returned sat
[2023-03-08 04:42:19] [INFO ] After 36ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:42:19] [INFO ] [Nat]Absence check using 35 positive place invariants in 3 ms returned sat
[2023-03-08 04:42:19] [INFO ] [Nat]Absence check using 35 positive and 28 generalized place invariants in 6 ms returned sat
[2023-03-08 04:42:19] [INFO ] After 64ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:42:19] [INFO ] Deduced a trap composed of 12 places in 52 ms of which 0 ms to minimize.
[2023-03-08 04:42:19] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 61 ms
[2023-03-08 04:42:19] [INFO ] After 129ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-08 04:42:19] [INFO ] After 184ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Successfully simplified 7 atomic propositions for a total of 16 simplifications.
[2023-03-08 04:42:19] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 14 ms
FORMULA DES-PT-05b-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 13 ms
[2023-03-08 04:42:19] [INFO ] Input system was already deterministic with 234 transitions.
Support contains 141 out of 282 places (down from 142) after GAL structural reductions.
Computed a total of 81 stabilizing places and 73 stable transitions
Graph (complete) has 530 edges and 282 vertex of which 274 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.4 ms
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 271 transition count 223
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 271 transition count 223
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 23 place count 271 transition count 222
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 31 place count 263 transition count 214
Iterating global reduction 1 with 8 rules applied. Total rules applied 39 place count 263 transition count 214
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 46 place count 263 transition count 207
Applied a total of 46 rules in 24 ms. Remains 263 /282 variables (removed 19) and now considering 207/234 (removed 27) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 263/282 places, 207/234 transitions.
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 11 ms
[2023-03-08 04:42:19] [INFO ] Input system was already deterministic with 207 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Graph (complete) has 530 edges and 282 vertex of which 274 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 14 transitions
Trivial Post-agglo rules discarded 14 transitions
Performed 14 trivial Post agglomeration. Transition count delta: 14
Iterating post reduction 0 with 14 rules applied. Total rules applied 15 place count 273 transition count 214
Reduce places removed 14 places and 0 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 29 place count 259 transition count 214
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 29 place count 259 transition count 204
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 49 place count 249 transition count 204
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 62 place count 236 transition count 191
Iterating global reduction 2 with 13 rules applied. Total rules applied 75 place count 236 transition count 191
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 78 place count 236 transition count 188
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 79 place count 235 transition count 188
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 88 place count 226 transition count 179
Iterating global reduction 4 with 9 rules applied. Total rules applied 97 place count 226 transition count 179
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 9 rules applied. Total rules applied 106 place count 226 transition count 170
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 108 place count 225 transition count 169
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 2 Pre rules applied. Total rules applied 108 place count 225 transition count 167
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 112 place count 223 transition count 167
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 6 with 120 rules applied. Total rules applied 232 place count 163 transition count 107
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 6 with 2 rules applied. Total rules applied 234 place count 163 transition count 107
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 236 place count 161 transition count 105
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 237 place count 160 transition count 105
Applied a total of 237 rules in 49 ms. Remains 160 /282 variables (removed 122) and now considering 105/234 (removed 129) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 49 ms. Remains : 160/282 places, 105/234 transitions.
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:19] [INFO ] Input system was already deterministic with 105 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 266 transition count 218
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 266 transition count 218
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 34 place count 266 transition count 216
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 43 place count 257 transition count 207
Iterating global reduction 1 with 9 rules applied. Total rules applied 52 place count 257 transition count 207
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 59 place count 257 transition count 200
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 256 transition count 199
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 256 transition count 199
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 62 place count 256 transition count 198
Applied a total of 62 rules in 21 ms. Remains 256 /282 variables (removed 26) and now considering 198/234 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 256/282 places, 198/234 transitions.
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:19] [INFO ] Input system was already deterministic with 198 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 267 transition count 219
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 267 transition count 219
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 32 place count 267 transition count 217
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 42 place count 257 transition count 207
Iterating global reduction 1 with 10 rules applied. Total rules applied 52 place count 257 transition count 207
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 61 place count 257 transition count 198
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 62 place count 256 transition count 197
Iterating global reduction 2 with 1 rules applied. Total rules applied 63 place count 256 transition count 197
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 64 place count 256 transition count 196
Applied a total of 64 rules in 20 ms. Remains 256 /282 variables (removed 26) and now considering 196/234 (removed 38) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 256/282 places, 196/234 transitions.
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:19] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 266 transition count 218
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 266 transition count 218
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 34 place count 266 transition count 216
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 45 place count 255 transition count 205
Iterating global reduction 1 with 11 rules applied. Total rules applied 56 place count 255 transition count 205
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 65 place count 255 transition count 196
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 254 transition count 195
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 254 transition count 195
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 68 place count 254 transition count 194
Applied a total of 68 rules in 20 ms. Remains 254 /282 variables (removed 28) and now considering 194/234 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 254/282 places, 194/234 transitions.
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:19] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:19] [INFO ] Input system was already deterministic with 194 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Graph (complete) has 530 edges and 282 vertex of which 275 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.1 ms
Discarding 7 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 0 with 9 rules applied. Total rules applied 10 place count 275 transition count 221
Reduce places removed 9 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 10 rules applied. Total rules applied 20 place count 266 transition count 220
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 21 place count 265 transition count 220
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 21 place count 265 transition count 210
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 41 place count 255 transition count 210
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 54 place count 242 transition count 197
Iterating global reduction 3 with 13 rules applied. Total rules applied 67 place count 242 transition count 197
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 70 place count 242 transition count 194
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 71 place count 241 transition count 194
Discarding 8 places :
Symmetric choice reduction at 5 with 8 rule applications. Total rules 79 place count 233 transition count 186
Iterating global reduction 5 with 8 rules applied. Total rules applied 87 place count 233 transition count 186
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 8 rules applied. Total rules applied 95 place count 233 transition count 178
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 97 place count 232 transition count 177
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 97 place count 232 transition count 176
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 99 place count 231 transition count 176
Performed 58 Post agglomeration using F-continuation condition.Transition count delta: 58
Deduced a syphon composed of 58 places in 0 ms
Reduce places removed 58 places and 0 transitions.
Iterating global reduction 7 with 116 rules applied. Total rules applied 215 place count 173 transition count 118
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 7 with 2 rules applied. Total rules applied 217 place count 173 transition count 118
Applied a total of 217 rules in 37 ms. Remains 173 /282 variables (removed 109) and now considering 118/234 (removed 116) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 173/282 places, 118/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Graph (complete) has 530 edges and 282 vertex of which 274 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 0 with 11 rules applied. Total rules applied 12 place count 273 transition count 217
Reduce places removed 11 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 12 rules applied. Total rules applied 24 place count 262 transition count 216
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 25 place count 261 transition count 216
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 25 place count 261 transition count 205
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 47 place count 250 transition count 205
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 61 place count 236 transition count 191
Iterating global reduction 3 with 14 rules applied. Total rules applied 75 place count 236 transition count 191
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 3 rules applied. Total rules applied 78 place count 236 transition count 188
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 79 place count 235 transition count 188
Discarding 10 places :
Symmetric choice reduction at 5 with 10 rule applications. Total rules 89 place count 225 transition count 178
Iterating global reduction 5 with 10 rules applied. Total rules applied 99 place count 225 transition count 178
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 10 rules applied. Total rules applied 109 place count 225 transition count 168
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 111 place count 224 transition count 167
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 3 Pre rules applied. Total rules applied 111 place count 224 transition count 164
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 7 with 6 rules applied. Total rules applied 117 place count 221 transition count 164
Performed 64 Post agglomeration using F-continuation condition.Transition count delta: 64
Deduced a syphon composed of 64 places in 0 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 7 with 128 rules applied. Total rules applied 245 place count 157 transition count 100
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 246 place count 157 transition count 100
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 248 place count 155 transition count 98
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 249 place count 154 transition count 98
Applied a total of 249 rules in 36 ms. Remains 154 /282 variables (removed 128) and now considering 98/234 (removed 136) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 36 ms. Remains : 154/282 places, 98/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 267 transition count 219
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 267 transition count 219
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 32 place count 267 transition count 217
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 42 place count 257 transition count 207
Iterating global reduction 1 with 10 rules applied. Total rules applied 52 place count 257 transition count 207
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 60 place count 257 transition count 199
Applied a total of 60 rules in 13 ms. Remains 257 /282 variables (removed 25) and now considering 199/234 (removed 35) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 257/282 places, 199/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 199 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Graph (complete) has 530 edges and 282 vertex of which 274 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 12 rules applied. Total rules applied 13 place count 273 transition count 216
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 25 place count 261 transition count 216
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 25 place count 261 transition count 206
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 45 place count 251 transition count 206
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 57 place count 239 transition count 194
Iterating global reduction 2 with 12 rules applied. Total rules applied 69 place count 239 transition count 194
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 72 place count 239 transition count 191
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 73 place count 238 transition count 191
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 82 place count 229 transition count 182
Iterating global reduction 4 with 9 rules applied. Total rules applied 91 place count 229 transition count 182
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 4 with 8 rules applied. Total rules applied 99 place count 229 transition count 174
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 2 Pre rules applied. Total rules applied 99 place count 229 transition count 172
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 103 place count 227 transition count 172
Performed 61 Post agglomeration using F-continuation condition.Transition count delta: 61
Deduced a syphon composed of 61 places in 0 ms
Reduce places removed 61 places and 0 transitions.
Iterating global reduction 5 with 122 rules applied. Total rules applied 225 place count 166 transition count 111
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 226 place count 166 transition count 110
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 5 with 2 rules applied. Total rules applied 228 place count 166 transition count 110
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 230 place count 164 transition count 108
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 231 place count 163 transition count 108
Applied a total of 231 rules in 33 ms. Remains 163 /282 variables (removed 119) and now considering 108/234 (removed 126) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 163/282 places, 108/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 4 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 108 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 266 transition count 218
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 266 transition count 218
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 34 place count 266 transition count 216
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 43 place count 257 transition count 207
Iterating global reduction 1 with 9 rules applied. Total rules applied 52 place count 257 transition count 207
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 60 place count 257 transition count 199
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 61 place count 256 transition count 198
Iterating global reduction 2 with 1 rules applied. Total rules applied 62 place count 256 transition count 198
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 63 place count 256 transition count 197
Applied a total of 63 rules in 16 ms. Remains 256 /282 variables (removed 26) and now considering 197/234 (removed 37) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 256/282 places, 197/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 197 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 271 transition count 223
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 271 transition count 223
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 23 place count 271 transition count 222
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 31 place count 263 transition count 214
Iterating global reduction 1 with 8 rules applied. Total rules applied 39 place count 263 transition count 214
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 46 place count 263 transition count 207
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 47 place count 262 transition count 206
Iterating global reduction 2 with 1 rules applied. Total rules applied 48 place count 262 transition count 206
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 49 place count 262 transition count 205
Applied a total of 49 rules in 14 ms. Remains 262 /282 variables (removed 20) and now considering 205/234 (removed 29) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 262/282 places, 205/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 205 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 267 transition count 219
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 267 transition count 219
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 31 place count 267 transition count 218
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 42 place count 256 transition count 207
Iterating global reduction 1 with 11 rules applied. Total rules applied 53 place count 256 transition count 207
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 62 place count 256 transition count 198
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 63 place count 255 transition count 197
Iterating global reduction 2 with 1 rules applied. Total rules applied 64 place count 255 transition count 197
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 65 place count 255 transition count 196
Applied a total of 65 rules in 17 ms. Remains 255 /282 variables (removed 27) and now considering 196/234 (removed 38) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 255/282 places, 196/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Graph (complete) has 530 edges and 282 vertex of which 274 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 12 rules applied. Total rules applied 13 place count 273 transition count 216
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 25 place count 261 transition count 216
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 25 place count 261 transition count 205
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 47 place count 250 transition count 205
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 61 place count 236 transition count 191
Iterating global reduction 2 with 14 rules applied. Total rules applied 75 place count 236 transition count 191
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 78 place count 236 transition count 188
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 79 place count 235 transition count 188
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 88 place count 226 transition count 179
Iterating global reduction 4 with 9 rules applied. Total rules applied 97 place count 226 transition count 179
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 9 rules applied. Total rules applied 106 place count 226 transition count 170
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 108 place count 225 transition count 169
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 2 Pre rules applied. Total rules applied 108 place count 225 transition count 167
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 112 place count 223 transition count 167
Performed 62 Post agglomeration using F-continuation condition.Transition count delta: 62
Deduced a syphon composed of 62 places in 0 ms
Reduce places removed 62 places and 0 transitions.
Iterating global reduction 6 with 124 rules applied. Total rules applied 236 place count 161 transition count 105
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 6 with 2 rules applied. Total rules applied 238 place count 161 transition count 105
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 240 place count 159 transition count 103
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 241 place count 158 transition count 103
Applied a total of 241 rules in 29 ms. Remains 158 /282 variables (removed 124) and now considering 103/234 (removed 131) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 158/282 places, 103/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 4 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 103 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 266 transition count 218
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 266 transition count 218
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 34 place count 266 transition count 216
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 44 place count 256 transition count 206
Iterating global reduction 1 with 10 rules applied. Total rules applied 54 place count 256 transition count 206
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 62 place count 256 transition count 198
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 63 place count 255 transition count 197
Iterating global reduction 2 with 1 rules applied. Total rules applied 64 place count 255 transition count 197
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 65 place count 255 transition count 196
Applied a total of 65 rules in 15 ms. Remains 255 /282 variables (removed 27) and now considering 196/234 (removed 38) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 255/282 places, 196/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 282/282 places, 234/234 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 270 transition count 222
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 270 transition count 222
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 26 place count 270 transition count 220
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 34 place count 262 transition count 212
Iterating global reduction 1 with 8 rules applied. Total rules applied 42 place count 262 transition count 212
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 48 place count 262 transition count 206
Applied a total of 48 rules in 10 ms. Remains 262 /282 variables (removed 20) and now considering 206/234 (removed 28) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 262/282 places, 206/234 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:42:20] [INFO ] Input system was already deterministic with 206 transitions.
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:20] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:42:20] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 04:42:20] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 282 places, 234 transitions and 704 arcs took 2 ms.
Total runtime 15131 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-05b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DES-PT-05b-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05b-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05b-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05b-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678251192286

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 12 (type EXCL) for 11 DES-PT-05b-CTLFireability-01
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 12 (type EXCL) for DES-PT-05b-CTLFireability-01
lola: result : true
lola: markings : 28
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 15 (type EXCL) for 14 DES-PT-05b-CTLFireability-02
lola: time limit : 144 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/211 2/32 DES-PT-05b-CTLFireability-02 340435 m, 68087 m/sec, 2670019 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/211 3/32 DES-PT-05b-CTLFireability-02 472945 m, 26502 m/sec, 5396413 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/211 4/32 DES-PT-05b-CTLFireability-02 778171 m, 61045 m/sec, 8217263 t fired, .

Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/211 5/32 DES-PT-05b-CTLFireability-02 981168 m, 40599 m/sec, 10981358 t fired, .

Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/211 6/32 DES-PT-05b-CTLFireability-02 1094653 m, 22697 m/sec, 13743039 t fired, .

Time elapsed: 25 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/211 7/32 DES-PT-05b-CTLFireability-02 1265445 m, 34158 m/sec, 16610565 t fired, .

Time elapsed: 30 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/211 8/32 DES-PT-05b-CTLFireability-02 1592493 m, 65409 m/sec, 19463018 t fired, .

Time elapsed: 35 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/211 9/32 DES-PT-05b-CTLFireability-02 1704858 m, 22473 m/sec, 22208236 t fired, .

Time elapsed: 40 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/211 10/32 DES-PT-05b-CTLFireability-02 1873697 m, 33767 m/sec, 24982723 t fired, .

Time elapsed: 45 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 50/211 11/32 DES-PT-05b-CTLFireability-02 2107577 m, 46776 m/sec, 27770766 t fired, .

Time elapsed: 50 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 55/211 12/32 DES-PT-05b-CTLFireability-02 2253682 m, 29221 m/sec, 30559327 t fired, .

Time elapsed: 55 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 60/211 13/32 DES-PT-05b-CTLFireability-02 2476057 m, 44475 m/sec, 33345200 t fired, .

Time elapsed: 60 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 65/211 13/32 DES-PT-05b-CTLFireability-02 2567234 m, 18235 m/sec, 36132505 t fired, .

Time elapsed: 65 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 70/211 14/32 DES-PT-05b-CTLFireability-02 2821389 m, 50831 m/sec, 38920151 t fired, .

Time elapsed: 70 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 75/211 15/32 DES-PT-05b-CTLFireability-02 2911905 m, 18103 m/sec, 41690119 t fired, .

Time elapsed: 75 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 80/211 16/32 DES-PT-05b-CTLFireability-02 3171300 m, 51879 m/sec, 44475084 t fired, .

Time elapsed: 80 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 85/211 17/32 DES-PT-05b-CTLFireability-02 3294856 m, 24711 m/sec, 47203427 t fired, .

Time elapsed: 85 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 90/211 18/32 DES-PT-05b-CTLFireability-02 3562129 m, 53454 m/sec, 49962793 t fired, .

Time elapsed: 90 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 95/211 19/32 DES-PT-05b-CTLFireability-02 3682891 m, 24152 m/sec, 52759680 t fired, .

Time elapsed: 95 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 100/211 20/32 DES-PT-05b-CTLFireability-02 3928307 m, 49083 m/sec, 55508292 t fired, .

Time elapsed: 100 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 105/211 20/32 DES-PT-05b-CTLFireability-02 4034186 m, 21175 m/sec, 58230204 t fired, .

Time elapsed: 105 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 110/211 21/32 DES-PT-05b-CTLFireability-02 4176136 m, 28390 m/sec, 60990053 t fired, .

Time elapsed: 110 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 115/211 22/32 DES-PT-05b-CTLFireability-02 4297002 m, 24173 m/sec, 63745603 t fired, .

Time elapsed: 115 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 120/211 22/32 DES-PT-05b-CTLFireability-02 4392597 m, 19119 m/sec, 66508211 t fired, .

Time elapsed: 120 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 125/211 24/32 DES-PT-05b-CTLFireability-02 4658633 m, 53207 m/sec, 69250842 t fired, .

Time elapsed: 125 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 130/211 24/32 DES-PT-05b-CTLFireability-02 4820700 m, 32413 m/sec, 72005783 t fired, .

Time elapsed: 130 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 135/211 26/32 DES-PT-05b-CTLFireability-02 5073043 m, 50468 m/sec, 74721509 t fired, .

Time elapsed: 135 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 140/211 26/32 DES-PT-05b-CTLFireability-02 5219475 m, 29286 m/sec, 77464535 t fired, .

Time elapsed: 140 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 145/211 28/32 DES-PT-05b-CTLFireability-02 5469752 m, 50055 m/sec, 80212983 t fired, .

Time elapsed: 145 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 150/211 28/32 DES-PT-05b-CTLFireability-02 5573646 m, 20778 m/sec, 82935607 t fired, .

Time elapsed: 150 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 155/211 29/32 DES-PT-05b-CTLFireability-02 5806663 m, 46603 m/sec, 85729469 t fired, .

Time elapsed: 155 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 160/211 30/32 DES-PT-05b-CTLFireability-02 5933444 m, 25356 m/sec, 88445832 t fired, .

Time elapsed: 160 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 165/211 31/32 DES-PT-05b-CTLFireability-02 6106147 m, 34540 m/sec, 91153360 t fired, .

Time elapsed: 165 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 170/211 32/32 DES-PT-05b-CTLFireability-02 6313560 m, 41482 m/sec, 93904951 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 175/211 32/32 DES-PT-05b-CTLFireability-02 6430890 m, 23466 m/sec, 96689571 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 15 (type EXCL) for DES-PT-05b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 55 (type EXCL) for 54 DES-PT-05b-CTLFireability-15
lola: time limit : 213 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 5/213 5/32 DES-PT-05b-CTLFireability-15 824678 m, 164935 m/sec, 3071414 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 10/213 6/32 DES-PT-05b-CTLFireability-15 1150425 m, 65149 m/sec, 6106966 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 15/213 6/32 DES-PT-05b-CTLFireability-15 1156052 m, 1125 m/sec, 9085624 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 20/213 8/32 DES-PT-05b-CTLFireability-15 1470337 m, 62857 m/sec, 12130373 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 25/213 9/32 DES-PT-05b-CTLFireability-15 1773011 m, 60534 m/sec, 15272077 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 30/213 9/32 DES-PT-05b-CTLFireability-15 1778263 m, 1050 m/sec, 18404562 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 35/213 10/32 DES-PT-05b-CTLFireability-15 1976815 m, 39710 m/sec, 21426340 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 40/213 12/32 DES-PT-05b-CTLFireability-15 2401151 m, 84867 m/sec, 24455802 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 45/213 12/32 DES-PT-05b-CTLFireability-15 2405532 m, 876 m/sec, 27440966 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 50/213 12/32 DES-PT-05b-CTLFireability-15 2423868 m, 3667 m/sec, 30399756 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 55/213 14/32 DES-PT-05b-CTLFireability-15 2778496 m, 70925 m/sec, 33464910 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 60/213 15/32 DES-PT-05b-CTLFireability-15 2966419 m, 37584 m/sec, 36548953 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 65/213 16/32 DES-PT-05b-CTLFireability-15 3136043 m, 33924 m/sec, 39572684 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 70/213 17/32 DES-PT-05b-CTLFireability-15 3348565 m, 42504 m/sec, 42519100 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 75/213 18/32 DES-PT-05b-CTLFireability-15 3495865 m, 29460 m/sec, 45460735 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 80/213 19/32 DES-PT-05b-CTLFireability-15 3739425 m, 48712 m/sec, 48363605 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 85/213 20/32 DES-PT-05b-CTLFireability-15 3869959 m, 26106 m/sec, 51289528 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 90/213 21/32 DES-PT-05b-CTLFireability-15 4212836 m, 68575 m/sec, 54345805 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 95/213 21/32 DES-PT-05b-CTLFireability-15 4227540 m, 2940 m/sec, 57292695 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 100/213 23/32 DES-PT-05b-CTLFireability-15 4577789 m, 70049 m/sec, 60226653 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 105/213 23/32 DES-PT-05b-CTLFireability-15 4587234 m, 1889 m/sec, 63131621 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 110/213 24/32 DES-PT-05b-CTLFireability-15 4693674 m, 21288 m/sec, 65967568 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 115/213 25/32 DES-PT-05b-CTLFireability-15 4860026 m, 33270 m/sec, 68879187 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 120/213 27/32 DES-PT-05b-CTLFireability-15 5295924 m, 87179 m/sec, 71742823 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 125/213 27/32 DES-PT-05b-CTLFireability-15 5302891 m, 1393 m/sec, 74587975 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 130/213 28/32 DES-PT-05b-CTLFireability-15 5655578 m, 70537 m/sec, 77465559 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 135/213 29/32 DES-PT-05b-CTLFireability-15 5718306 m, 12545 m/sec, 80298376 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 140/213 30/32 DES-PT-05b-CTLFireability-15 5880530 m, 32444 m/sec, 83193207 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 145/213 31/32 DES-PT-05b-CTLFireability-15 6138287 m, 51551 m/sec, 86125158 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 150/213 31/32 DES-PT-05b-CTLFireability-15 6156740 m, 3690 m/sec, 89036666 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 155/213 32/32 DES-PT-05b-CTLFireability-15 6399993 m, 48650 m/sec, 91962124 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 55 (type EXCL) for DES-PT-05b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 52 (type EXCL) for 51 DES-PT-05b-CTLFireability-14
lola: time limit : 217 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DES-PT-05b-CTLFireability-14
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 DES-PT-05b-CTLFireability-12
lola: time limit : 232 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for DES-PT-05b-CTLFireability-12
lola: result : false
lola: markings : 154
lola: fired transitions : 187
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 DES-PT-05b-CTLFireability-11
lola: time limit : 250 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/250 5/32 DES-PT-05b-CTLFireability-11 884150 m, 176830 m/sec, 3046779 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/250 9/32 DES-PT-05b-CTLFireability-11 1723161 m, 167802 m/sec, 5947750 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/250 13/32 DES-PT-05b-CTLFireability-11 2514477 m, 158263 m/sec, 8858573 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/250 16/32 DES-PT-05b-CTLFireability-11 3358321 m, 168768 m/sec, 11727577 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/250 19/32 DES-PT-05b-CTLFireability-11 4100301 m, 148396 m/sec, 14512516 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/250 22/32 DES-PT-05b-CTLFireability-11 4801497 m, 140239 m/sec, 17388146 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/250 26/32 DES-PT-05b-CTLFireability-11 5585309 m, 156762 m/sec, 20120485 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/250 28/32 DES-PT-05b-CTLFireability-11 6281272 m, 139192 m/sec, 22732556 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/250 32/32 DES-PT-05b-CTLFireability-11 6987524 m, 141250 m/sec, 25401022 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 39 (type EXCL) for DES-PT-05b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 36 (type EXCL) for 35 DES-PT-05b-CTLFireability-10
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DES-PT-05b-CTLFireability-10
lola: result : false
lola: markings : 126
lola: fired transitions : 128
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 DES-PT-05b-CTLFireability-07
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/291 3/32 DES-PT-05b-CTLFireability-07 530030 m, 106006 m/sec, 2831388 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/291 5/32 DES-PT-05b-CTLFireability-07 983456 m, 90685 m/sec, 5659394 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/291 8/32 DES-PT-05b-CTLFireability-07 1422081 m, 87725 m/sec, 8490611 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/291 10/32 DES-PT-05b-CTLFireability-07 1854591 m, 86502 m/sec, 11313287 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 26/291 12/32 DES-PT-05b-CTLFireability-07 2328028 m, 94687 m/sec, 14140022 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 31/291 14/32 DES-PT-05b-CTLFireability-07 2743702 m, 83134 m/sec, 16960756 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 36/291 16/32 DES-PT-05b-CTLFireability-07 3180286 m, 87316 m/sec, 19768431 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 41/291 18/32 DES-PT-05b-CTLFireability-07 3619052 m, 87753 m/sec, 22536959 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 46/291 20/32 DES-PT-05b-CTLFireability-07 4021119 m, 80413 m/sec, 25265045 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 51/291 22/32 DES-PT-05b-CTLFireability-07 4363126 m, 68401 m/sec, 27976857 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 56/291 24/32 DES-PT-05b-CTLFireability-07 4823265 m, 92027 m/sec, 30698429 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 61/291 26/32 DES-PT-05b-CTLFireability-07 5236345 m, 82616 m/sec, 33424814 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 66/291 28/32 DES-PT-05b-CTLFireability-07 5656860 m, 84103 m/sec, 36209550 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 71/291 31/32 DES-PT-05b-CTLFireability-07 6090991 m, 86826 m/sec, 38942528 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 30 (type EXCL) for DES-PT-05b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 21 (type EXCL) for 20 DES-PT-05b-CTLFireability-04
lola: time limit : 313 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for DES-PT-05b-CTLFireability-04
lola: result : false
lola: markings : 84
lola: fired transitions : 167
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 DES-PT-05b-CTLFireability-03
lola: time limit : 348 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 3 0 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/348 5/32 DES-PT-05b-CTLFireability-03 848820 m, 169764 m/sec, 3168515 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 18 (type EXCL) for DES-PT-05b-CTLFireability-03
lola: result : true
lola: markings : 1147599
lola: fired transitions : 4486072
lola: time used : 7.000000
lola: memory pages used : 6
lola: LAUNCH task # 7 (type EXCL) for 0 DES-PT-05b-CTLFireability-00
lola: time limit : 390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 3/390 3/32 DES-PT-05b-CTLFireability-00 419379 m, 83875 m/sec, 1729124 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 8/390 6/32 DES-PT-05b-CTLFireability-00 1144378 m, 144999 m/sec, 4755760 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 13/390 9/32 DES-PT-05b-CTLFireability-00 1716008 m, 114326 m/sec, 7875822 t fired, .

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 18/390 12/32 DES-PT-05b-CTLFireability-00 2198988 m, 96596 m/sec, 10941848 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 23/390 14/32 DES-PT-05b-CTLFireability-00 2677461 m, 95694 m/sec, 13968118 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 28/390 16/32 DES-PT-05b-CTLFireability-00 3157146 m, 95937 m/sec, 17072151 t fired, .

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 33/390 19/32 DES-PT-05b-CTLFireability-00 3584108 m, 85392 m/sec, 20075072 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 38/390 21/32 DES-PT-05b-CTLFireability-00 4015094 m, 86197 m/sec, 23105770 t fired, .

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 43/390 23/32 DES-PT-05b-CTLFireability-00 4466139 m, 90209 m/sec, 26111651 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 48/390 25/32 DES-PT-05b-CTLFireability-00 4902301 m, 87232 m/sec, 29101928 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 53/390 28/32 DES-PT-05b-CTLFireability-00 5326039 m, 84747 m/sec, 32087407 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 58/390 30/32 DES-PT-05b-CTLFireability-00 5699939 m, 74780 m/sec, 34977623 t fired, .

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 1 0 3 0 0 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 63/390 32/32 DES-PT-05b-CTLFireability-00 6096702 m, 79352 m/sec, 37899658 t fired, .

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for DES-PT-05b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 2 0 0 3 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 5 (type EXCL) for 0 DES-PT-05b-CTLFireability-00
lola: time limit : 437 sec
lola: memory limit: 32 pages
lola: FINISHED task # 5 (type EXCL) for DES-PT-05b-CTLFireability-00
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 44 DES-PT-05b-CTLFireability-13
lola: time limit : 509 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DES-PT-05b-CTLFireability-13
lola: result : true
lola: markings : 24
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 0 DES-PT-05b-CTLFireability-00
lola: time limit : 764 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for DES-PT-05b-CTLFireability-00
lola: result : true
lola: markings : 25
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 DES-PT-05b-CTLFireability-06
lola: time limit : 1019 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for DES-PT-05b-CTLFireability-06
lola: result : true
lola: markings : 25
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 DES-PT-05b-CTLFireability-05
lola: time limit : 1529 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/1529 3/32 DES-PT-05b-CTLFireability-05 634230 m, 126846 m/sec, 4430985 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/1529 7/32 DES-PT-05b-CTLFireability-05 1415086 m, 156171 m/sec, 9034655 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/1529 10/32 DES-PT-05b-CTLFireability-05 2095727 m, 136128 m/sec, 13587759 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/1529 13/32 DES-PT-05b-CTLFireability-05 2754099 m, 131674 m/sec, 18137332 t fired, .

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/1529 16/32 DES-PT-05b-CTLFireability-05 3503485 m, 149877 m/sec, 22483763 t fired, .

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/1529 19/32 DES-PT-05b-CTLFireability-05 4124698 m, 124242 m/sec, 26584099 t fired, .

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/1529 22/32 DES-PT-05b-CTLFireability-05 4841234 m, 143307 m/sec, 30715652 t fired, .

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/1529 25/32 DES-PT-05b-CTLFireability-05 5447792 m, 121311 m/sec, 34680522 t fired, .

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 45/1529 28/32 DES-PT-05b-CTLFireability-05 6129892 m, 136420 m/sec, 38671697 t fired, .

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 50/1529 31/32 DES-PT-05b-CTLFireability-05 6741565 m, 122334 m/sec, 42603761 t fired, .

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 24 (type EXCL) for DES-PT-05b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 33 (type EXCL) for 32 DES-PT-05b-CTLFireability-08
lola: time limit : 3004 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/3004 5/32 DES-PT-05b-CTLFireability-08 962395 m, 192479 m/sec, 4716478 t fired, .

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/3004 8/32 DES-PT-05b-CTLFireability-08 1653535 m, 138228 m/sec, 9429211 t fired, .

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/3004 11/32 DES-PT-05b-CTLFireability-08 2327024 m, 134697 m/sec, 14113696 t fired, .

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/3004 14/32 DES-PT-05b-CTLFireability-08 2994847 m, 133564 m/sec, 18448007 t fired, .

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/3004 17/32 DES-PT-05b-CTLFireability-08 3597514 m, 120533 m/sec, 22726179 t fired, .

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/3004 20/32 DES-PT-05b-CTLFireability-08 4239850 m, 128467 m/sec, 26926872 t fired, .

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/3004 23/32 DES-PT-05b-CTLFireability-08 4835630 m, 119156 m/sec, 31187251 t fired, .

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/3004 26/32 DES-PT-05b-CTLFireability-08 5488328 m, 130539 m/sec, 35426407 t fired, .

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 45/3004 28/32 DES-PT-05b-CTLFireability-08 6073072 m, 116948 m/sec, 39633937 t fired, .

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 50/3004 31/32 DES-PT-05b-CTLFireability-08 6593250 m, 104035 m/sec, 43768002 t fired, .

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 33 (type EXCL) for DES-PT-05b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05b-CTLFireability-00: CONJ 0 0 0 0 5 0 1 0
DES-PT-05b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05b-CTLFireability-00: CONJ unknown CONJ
DES-PT-05b-CTLFireability-01: CTL true CTL model checker
DES-PT-05b-CTLFireability-02: CTL unknown AGGR
DES-PT-05b-CTLFireability-03: CTL true CTL model checker
DES-PT-05b-CTLFireability-04: CTL false CTL model checker
DES-PT-05b-CTLFireability-05: CTL unknown AGGR
DES-PT-05b-CTLFireability-06: CTL true CTL model checker
DES-PT-05b-CTLFireability-07: CTL unknown AGGR
DES-PT-05b-CTLFireability-08: CTL unknown AGGR
DES-PT-05b-CTLFireability-10: CTL false CTL model checker
DES-PT-05b-CTLFireability-11: CTL unknown AGGR
DES-PT-05b-CTLFireability-12: CTL false CTL model checker
DES-PT-05b-CTLFireability-13: DISJ true CTL model checker
DES-PT-05b-CTLFireability-14: CTL false CTL model checker
DES-PT-05b-CTLFireability-15: CTL unknown AGGR


Time elapsed: 651 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-05b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-05b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478300402"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-05b.tgz
mv DES-PT-05b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;