fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r103-tall-167814478200393
Last Updated
May 14, 2023

About the Execution of LoLa+red for DES-PT-05a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
567.739 79798.00 86664.00 572.60 FFTTTFFFFTTF?TTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478200393.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-05a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478200393
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 7.7K Feb 26 15:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 15:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 15:45 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 15:45 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 15:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Feb 26 15:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Feb 26 15:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 26 15:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 37K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-05a-CTLCardinality-00
FORMULA_NAME DES-PT-05a-CTLCardinality-01
FORMULA_NAME DES-PT-05a-CTLCardinality-02
FORMULA_NAME DES-PT-05a-CTLCardinality-03
FORMULA_NAME DES-PT-05a-CTLCardinality-04
FORMULA_NAME DES-PT-05a-CTLCardinality-05
FORMULA_NAME DES-PT-05a-CTLCardinality-06
FORMULA_NAME DES-PT-05a-CTLCardinality-07
FORMULA_NAME DES-PT-05a-CTLCardinality-08
FORMULA_NAME DES-PT-05a-CTLCardinality-09
FORMULA_NAME DES-PT-05a-CTLCardinality-10
FORMULA_NAME DES-PT-05a-CTLCardinality-11
FORMULA_NAME DES-PT-05a-CTLCardinality-12
FORMULA_NAME DES-PT-05a-CTLCardinality-13
FORMULA_NAME DES-PT-05a-CTLCardinality-14
FORMULA_NAME DES-PT-05a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678250252009

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-05a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 04:37:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 04:37:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 04:37:33] [INFO ] Load time of PNML (sax parser for PT used): 40 ms
[2023-03-08 04:37:33] [INFO ] Transformed 135 places.
[2023-03-08 04:37:33] [INFO ] Transformed 92 transitions.
[2023-03-08 04:37:33] [INFO ] Found NUPN structural information;
[2023-03-08 04:37:33] [INFO ] Parsed PT model containing 135 places and 92 transitions and 457 arcs in 101 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 13 ms.
Ensure Unique test removed 14 transitions
Reduce redundant transitions removed 14 transitions.
Initial state reduction rules removed 1 formulas.
FORMULA DES-PT-05a-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 93 out of 135 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Applied a total of 0 rules in 11 ms. Remains 135 /135 variables (removed 0) and now considering 78/78 (removed 0) transitions.
// Phase 1: matrix 78 rows 135 cols
[2023-03-08 04:37:33] [INFO ] Computed 59 place invariants in 9 ms
[2023-03-08 04:37:34] [INFO ] Implicit Places using invariants in 513 ms returned []
[2023-03-08 04:37:34] [INFO ] Invariant cache hit.
[2023-03-08 04:37:34] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 04:37:34] [INFO ] Implicit Places using invariants and state equation in 122 ms returned []
Implicit Place search using SMT with State Equation took 660 ms to find 0 implicit places.
[2023-03-08 04:37:34] [INFO ] Invariant cache hit.
[2023-03-08 04:37:34] [INFO ] Dead Transitions using invariants and state equation in 101 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 773 ms. Remains : 135/135 places, 78/78 transitions.
Support contains 93 out of 135 places after structural reductions.
[2023-03-08 04:37:34] [INFO ] Flatten gal took : 29 ms
[2023-03-08 04:37:34] [INFO ] Flatten gal took : 13 ms
[2023-03-08 04:37:34] [INFO ] Input system was already deterministic with 78 transitions.
Incomplete random walk after 10000 steps, including 232 resets, run finished after 394 ms. (steps per millisecond=25 ) properties (out of 82) seen :76
Incomplete Best-First random walk after 10001 steps, including 47 resets, run finished after 75 ms. (steps per millisecond=133 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 49 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 55 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 45 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
[2023-03-08 04:37:35] [INFO ] Invariant cache hit.
[2023-03-08 04:37:35] [INFO ] [Real]Absence check using 34 positive place invariants in 5 ms returned sat
[2023-03-08 04:37:35] [INFO ] [Real]Absence check using 34 positive and 25 generalized place invariants in 6 ms returned sat
[2023-03-08 04:37:35] [INFO ] After 94ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:3
[2023-03-08 04:37:35] [INFO ] [Nat]Absence check using 34 positive place invariants in 5 ms returned sat
[2023-03-08 04:37:35] [INFO ] [Nat]Absence check using 34 positive and 25 generalized place invariants in 76 ms returned sat
[2023-03-08 04:37:35] [INFO ] After 102ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :3
[2023-03-08 04:37:35] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 04:37:35] [INFO ] After 46ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :2 sat :3
[2023-03-08 04:37:35] [INFO ] Deduced a trap composed of 9 places in 53 ms of which 3 ms to minimize.
[2023-03-08 04:37:35] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 67 ms
[2023-03-08 04:37:35] [INFO ] Deduced a trap composed of 17 places in 32 ms of which 1 ms to minimize.
[2023-03-08 04:37:35] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 43 ms
[2023-03-08 04:37:35] [INFO ] After 186ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :3
Attempting to minimize the solution found.
Minimization took 30 ms.
[2023-03-08 04:37:35] [INFO ] After 481ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :3
Fused 5 Parikh solutions to 3 different solutions.
Parikh walk visited 1 properties in 19 ms.
Support contains 4 out of 135 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 135/135 places, 78/78 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 135 transition count 76
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 134 transition count 75
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 134 transition count 75
Partial Free-agglomeration rule applied 6 times.
Drop transitions removed 6 transitions
Iterating global reduction 1 with 6 rules applied. Total rules applied 10 place count 134 transition count 75
Applied a total of 10 rules in 28 ms. Remains 134 /135 variables (removed 1) and now considering 75/78 (removed 3) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 28 ms. Remains : 134/135 places, 75/78 transitions.
Incomplete random walk after 10000 steps, including 145 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10000 steps, including 24 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 75 rows 134 cols
[2023-03-08 04:37:35] [INFO ] Computed 61 place invariants in 14 ms
[2023-03-08 04:37:35] [INFO ] [Real]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 04:37:35] [INFO ] [Real]Absence check using 36 positive and 25 generalized place invariants in 6 ms returned sat
[2023-03-08 04:37:35] [INFO ] After 53ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:37:36] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 04:37:36] [INFO ] [Nat]Absence check using 36 positive and 25 generalized place invariants in 6 ms returned sat
[2023-03-08 04:37:36] [INFO ] After 29ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:37:36] [INFO ] State equation strengthened by 5 read => feed constraints.
[2023-03-08 04:37:36] [INFO ] After 7ms SMT Verify possible using 5 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 04:37:36] [INFO ] Deduced a trap composed of 13 places in 27 ms of which 1 ms to minimize.
[2023-03-08 04:37:36] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 36 ms
[2023-03-08 04:37:36] [INFO ] After 46ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-08 04:37:36] [INFO ] After 124ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 1 out of 134 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 134/134 places, 75/75 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 133 transition count 74
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 132 transition count 74
Applied a total of 2 rules in 13 ms. Remains 132 /134 variables (removed 2) and now considering 74/75 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 132/134 places, 74/75 transitions.
Incomplete random walk after 10000 steps, including 140 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2039622 steps, run timeout after 3001 ms. (steps per millisecond=679 ) properties seen :{}
Probabilistic random walk after 2039622 steps, saw 280336 distinct states, run finished after 3002 ms. (steps per millisecond=679 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 74 rows 132 cols
[2023-03-08 04:37:39] [INFO ] Computed 60 place invariants in 5 ms
[2023-03-08 04:37:39] [INFO ] [Real]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:37:39] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 14 ms returned sat
[2023-03-08 04:37:39] [INFO ] After 56ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:37:39] [INFO ] [Nat]Absence check using 35 positive place invariants in 5 ms returned sat
[2023-03-08 04:37:39] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 58 ms returned sat
[2023-03-08 04:37:39] [INFO ] After 63ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:37:39] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:37:39] [INFO ] After 7ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 04:37:39] [INFO ] Deduced a trap composed of 6 places in 41 ms of which 1 ms to minimize.
[2023-03-08 04:37:39] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 50 ms
[2023-03-08 04:37:39] [INFO ] After 61ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-08 04:37:39] [INFO ] After 234ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 1 out of 132 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 132/132 places, 74/74 transitions.
Applied a total of 0 rules in 13 ms. Remains 132 /132 variables (removed 0) and now considering 74/74 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 132/132 places, 74/74 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 132/132 places, 74/74 transitions.
Applied a total of 0 rules in 5 ms. Remains 132 /132 variables (removed 0) and now considering 74/74 (removed 0) transitions.
[2023-03-08 04:37:39] [INFO ] Invariant cache hit.
[2023-03-08 04:37:39] [INFO ] Implicit Places using invariants in 95 ms returned []
[2023-03-08 04:37:39] [INFO ] Invariant cache hit.
[2023-03-08 04:37:39] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:37:39] [INFO ] Implicit Places using invariants and state equation in 170 ms returned []
Implicit Place search using SMT with State Equation took 284 ms to find 0 implicit places.
[2023-03-08 04:37:39] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-08 04:37:39] [INFO ] Invariant cache hit.
[2023-03-08 04:37:39] [INFO ] Dead Transitions using invariants and state equation in 70 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 365 ms. Remains : 132/132 places, 74/74 transitions.
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 132 transition count 74
Applied a total of 1 rules in 8 ms. Remains 132 /132 variables (removed 0) and now considering 74/74 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 74 rows 132 cols
[2023-03-08 04:37:39] [INFO ] Computed 60 place invariants in 2 ms
[2023-03-08 04:37:39] [INFO ] [Real]Absence check using 35 positive place invariants in 3 ms returned sat
[2023-03-08 04:37:39] [INFO ] [Real]Absence check using 35 positive and 25 generalized place invariants in 5 ms returned sat
[2023-03-08 04:37:39] [INFO ] After 55ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 04:37:39] [INFO ] [Nat]Absence check using 35 positive place invariants in 14 ms returned sat
[2023-03-08 04:37:40] [INFO ] [Nat]Absence check using 35 positive and 25 generalized place invariants in 60 ms returned sat
[2023-03-08 04:37:40] [INFO ] After 40ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 04:37:40] [INFO ] After 51ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-08 04:37:40] [INFO ] After 165ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Successfully simplified 2 atomic propositions for a total of 14 simplifications.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 78 transitions.
Computed a total of 38 stabilizing places and 32 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Applied a total of 0 rules in 2 ms. Remains 135 /135 variables (removed 0) and now considering 78/78 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 135/135 places, 78/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 12 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 78 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 3 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 11 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 8 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 8 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA DES-PT-05a-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 4 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 3 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 4 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Applied a total of 0 rules in 2 ms. Remains 135 /135 variables (removed 0) and now considering 78/78 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 135/135 places, 78/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 11 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 78 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 26 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 3 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 2 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 3 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 3 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 3 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 135/135 places, 78/78 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 134 transition count 77
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 134 transition count 77
Applied a total of 2 rules in 1 ms. Remains 134 /135 variables (removed 1) and now considering 77/78 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 134/135 places, 77/78 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Input system was already deterministic with 77 transitions.
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:37:40] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-08 04:37:40] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 135 places, 78 transitions and 393 arcs took 1 ms.
Total runtime 7253 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-05a
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374

FORMULA DES-PT-05a-CTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-05a-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678250331807

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 14 (type EXCL) for 13 DES-PT-05a-CTLCardinality-04
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 14 (type EXCL) for DES-PT-05a-CTLCardinality-04
lola: result : true
lola: markings : 163
lola: fired transitions : 415
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 22 DES-PT-05a-CTLCardinality-08
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 63 (type FNDP) for 22 DES-PT-05a-CTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 22 DES-PT-05a-CTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SRCH) for 22 DES-PT-05a-CTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 25 (type EXCL) for DES-PT-05a-CTLCardinality-08
lola: result : true
lola: markings : 758
lola: fired transitions : 1661
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 DES-PT-05a-CTLCardinality-06
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type FNDP) for DES-PT-05a-CTLCardinality-08
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for DES-PT-05a-CTLCardinality-08 (obsolete)
lola: CANCELED task # 66 (type SRCH) for DES-PT-05a-CTLCardinality-08 (obsolete)
lola: LAUNCH task # 68 (type FNDP) for 32 DES-PT-05a-CTLCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 32 DES-PT-05a-CTLCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SRCH) for 32 DES-PT-05a-CTLCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type EQUN) for DES-PT-05a-CTLCardinality-08
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 20 (type EXCL) for DES-PT-05a-CTLCardinality-06
lola: result : false
lola: markings : 46
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 32 DES-PT-05a-CTLCardinality-10
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type SRCH) for DES-PT-05a-CTLCardinality-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 70 (type EXCL) for DES-PT-05a-CTLCardinality-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for DES-PT-05a-CTLCardinality-10 (obsolete)
lola: CANCELED task # 69 (type EQUN) for DES-PT-05a-CTLCardinality-10 (obsolete)
lola: LAUNCH task # 35 (type EXCL) for 32 DES-PT-05a-CTLCardinality-10
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: planning for (null) stopped (result already fixed).
lola: FINISHED task # 68 (type FNDP) for DES-PT-05a-CTLCardinality-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 35 (type EXCL) for DES-PT-05a-CTLCardinality-10
lola: result : true
lola: markings : 24
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 DES-PT-05a-CTLCardinality-02
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for DES-PT-05a-CTLCardinality-02
lola: result : true
lola: markings : 46
lola: fired transitions : 91
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-05a-CTLCardinality-00
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 1 (type EXCL) for DES-PT-05a-CTLCardinality-00
lola: result : false
lola: markings : 74
lola: fired transitions : 186
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 56 DES-PT-05a-CTLCardinality-14
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for DES-PT-05a-CTLCardinality-14
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 DES-PT-05a-CTLCardinality-01
lola: time limit : 450 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/374/CTLCardinality-69.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 69 (type EQUN) for DES-PT-05a-CTLCardinality-10
lola: result : true
lola: FINISHED task # 8 (type EXCL) for DES-PT-05a-CTLCardinality-01
lola: result : false
lola: markings : 8690
lola: fired transitions : 30329
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 59 DES-PT-05a-CTLCardinality-15
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for DES-PT-05a-CTLCardinality-15
lola: result : true
lola: markings : 2272
lola: fired transitions : 3775
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 DES-PT-05a-CTLCardinality-13
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DES-PT-05a-CTLCardinality-13
lola: result : true
lola: markings : 1734
lola: fired transitions : 7022
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 DES-PT-05a-CTLCardinality-11
lola: time limit : 900 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/900 5/32 DES-PT-05a-CTLCardinality-11 952809 m, 190561 m/sec, 5830634 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 48 (type EXCL) for DES-PT-05a-CTLCardinality-11
lola: result : false
lola: markings : 1763797
lola: fired transitions : 11292034
lola: time used : 10.000000
lola: memory pages used : 8
lola: LAUNCH task # 17 (type EXCL) for 16 DES-PT-05a-CTLCardinality-05
lola: time limit : 1196 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for DES-PT-05a-CTLCardinality-05
lola: result : false
lola: markings : 8687
lola: fired transitions : 30309
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 74 (type EXCL) for 50 DES-PT-05a-CTLCardinality-12
lola: time limit : 1795 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 0/1795 1/32 DES-PT-05a-CTLCardinality-12 38443 m, 7688 m/sec, 198319 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 5/1795 4/32 DES-PT-05a-CTLCardinality-12 885050 m, 169321 m/sec, 5992916 t fired, .

Time elapsed: 15 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 10/1795 7/32 DES-PT-05a-CTLCardinality-12 1641484 m, 151286 m/sec, 11579546 t fired, .

Time elapsed: 20 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 15/1795 10/32 DES-PT-05a-CTLCardinality-12 2494288 m, 170560 m/sec, 17367920 t fired, .

Time elapsed: 25 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 20/1795 12/32 DES-PT-05a-CTLCardinality-12 3233674 m, 147877 m/sec, 23029310 t fired, .

Time elapsed: 30 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 25/1795 15/32 DES-PT-05a-CTLCardinality-12 3908835 m, 135032 m/sec, 28643860 t fired, .

Time elapsed: 35 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 30/1795 17/32 DES-PT-05a-CTLCardinality-12 4610642 m, 140361 m/sec, 34388204 t fired, .

Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 35/1795 20/32 DES-PT-05a-CTLCardinality-12 5395970 m, 157065 m/sec, 39965242 t fired, .

Time elapsed: 45 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 40/1795 23/32 DES-PT-05a-CTLCardinality-12 6140999 m, 149005 m/sec, 45633021 t fired, .

Time elapsed: 50 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 45/1795 26/32 DES-PT-05a-CTLCardinality-12 6942074 m, 160215 m/sec, 51379030 t fired, .

Time elapsed: 55 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 50/1795 28/32 DES-PT-05a-CTLCardinality-12 7681873 m, 147959 m/sec, 56722073 t fired, .

Time elapsed: 60 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EG EXCL 55/1795 31/32 DES-PT-05a-CTLCardinality-12 8379403 m, 139506 m/sec, 62124566 t fired, .

Time elapsed: 65 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 74 (type EXCL) for DES-PT-05a-CTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-05a-CTLCardinality-09: EFAG 0 1 0 0 1 0 0 0
DES-PT-05a-CTLCardinality-12: F 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 73 (type EXCL) for 29 DES-PT-05a-CTLCardinality-09
lola: time limit : 3530 sec
lola: memory limit: 32 pages
lola: FINISHED task # 73 (type EXCL) for DES-PT-05a-CTLCardinality-09
lola: result : false
lola: markings : 32
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-05a-CTLCardinality-00: CTL false CTL model checker
DES-PT-05a-CTLCardinality-01: CONJ false CTL model checker
DES-PT-05a-CTLCardinality-02: CTL true CTL model checker
DES-PT-05a-CTLCardinality-04: CTL true CTL model checker
DES-PT-05a-CTLCardinality-05: CTL false CTL model checker
DES-PT-05a-CTLCardinality-06: CTL false CTL model checker
DES-PT-05a-CTLCardinality-08: CONJ false findpath
DES-PT-05a-CTLCardinality-09: EFAG true tscc_search
DES-PT-05a-CTLCardinality-10: DISJ true state space / EG
DES-PT-05a-CTLCardinality-11: CTL false CTL model checker
DES-PT-05a-CTLCardinality-12: F unknown AGGR
DES-PT-05a-CTLCardinality-13: CTL true CTL model checker
DES-PT-05a-CTLCardinality-14: CTL true CTL model checker
DES-PT-05a-CTLCardinality-15: CTL true CTL model checker


Time elapsed: 70 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-05a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-05a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478200393"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-05a.tgz
mv DES-PT-05a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;