Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478200346.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-00a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478200346
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 6.9K Feb 26 15:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 15:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Feb 26 15:45 CTLFireability.txt
-rw-r--r-- 1 mcc users 32K Feb 26 15:45 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 15:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 15:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Feb 26 15:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 15:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 26 15:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 31K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-00a-CTLFireability-00
FORMULA_NAME DES-PT-00a-CTLFireability-01
FORMULA_NAME DES-PT-00a-CTLFireability-02
FORMULA_NAME DES-PT-00a-CTLFireability-03
FORMULA_NAME DES-PT-00a-CTLFireability-04
FORMULA_NAME DES-PT-00a-CTLFireability-05
FORMULA_NAME DES-PT-00a-CTLFireability-06
FORMULA_NAME DES-PT-00a-CTLFireability-07
FORMULA_NAME DES-PT-00a-CTLFireability-08
FORMULA_NAME DES-PT-00a-CTLFireability-09
FORMULA_NAME DES-PT-00a-CTLFireability-10
FORMULA_NAME DES-PT-00a-CTLFireability-11
FORMULA_NAME DES-PT-00a-CTLFireability-12
FORMULA_NAME DES-PT-00a-CTLFireability-13
FORMULA_NAME DES-PT-00a-CTLFireability-14
FORMULA_NAME DES-PT-00a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678246992781

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-00a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 03:43:14] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 03:43:14] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 03:43:14] [INFO ] Load time of PNML (sax parser for PT used): 42 ms
[2023-03-08 03:43:14] [INFO ] Transformed 115 places.
[2023-03-08 03:43:14] [INFO ] Transformed 76 transitions.
[2023-03-08 03:43:14] [INFO ] Found NUPN structural information;
[2023-03-08 03:43:14] [INFO ] Parsed PT model containing 115 places and 76 transitions and 373 arcs in 99 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 7 ms.
Ensure Unique test removed 14 transitions
Reduce redundant transitions removed 14 transitions.
Support contains 80 out of 115 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Applied a total of 0 rules in 11 ms. Remains 115 /115 variables (removed 0) and now considering 62/62 (removed 0) transitions.
// Phase 1: matrix 62 rows 115 cols
[2023-03-08 03:43:14] [INFO ] Computed 57 place invariants in 15 ms
[2023-03-08 03:43:14] [INFO ] Implicit Places using invariants in 215 ms returned []
[2023-03-08 03:43:14] [INFO ] Invariant cache hit.
[2023-03-08 03:43:14] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 03:43:14] [INFO ] Implicit Places using invariants and state equation in 126 ms returned []
Implicit Place search using SMT with State Equation took 363 ms to find 0 implicit places.
[2023-03-08 03:43:14] [INFO ] Invariant cache hit.
[2023-03-08 03:43:14] [INFO ] Dead Transitions using invariants and state equation in 109 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 486 ms. Remains : 115/115 places, 62/62 transitions.
Support contains 80 out of 115 places after structural reductions.
[2023-03-08 03:43:15] [INFO ] Flatten gal took : 27 ms
[2023-03-08 03:43:15] [INFO ] Flatten gal took : 11 ms
[2023-03-08 03:43:15] [INFO ] Input system was already deterministic with 62 transitions.
Incomplete random walk after 10000 steps, including 228 resets, run finished after 312 ms. (steps per millisecond=32 ) properties (out of 45) seen :40
Incomplete Best-First random walk after 10001 steps, including 40 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 45 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 44 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-08 03:43:15] [INFO ] Invariant cache hit.
[2023-03-08 03:43:15] [INFO ] [Real]Absence check using 35 positive place invariants in 5 ms returned sat
[2023-03-08 03:43:15] [INFO ] [Real]Absence check using 35 positive and 22 generalized place invariants in 4 ms returned sat
[2023-03-08 03:43:15] [INFO ] After 153ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-08 03:43:16] [INFO ] [Nat]Absence check using 35 positive place invariants in 8 ms returned sat
[2023-03-08 03:43:16] [INFO ] [Nat]Absence check using 35 positive and 22 generalized place invariants in 5 ms returned sat
[2023-03-08 03:43:16] [INFO ] After 73ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-08 03:43:16] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 03:43:16] [INFO ] After 53ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :0 sat :4
[2023-03-08 03:43:16] [INFO ] After 124ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 45 ms.
[2023-03-08 03:43:16] [INFO ] After 321ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 1 properties in 17 ms.
Support contains 14 out of 115 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 115/115 places, 62/62 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 115 transition count 61
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 1 Pre rules applied. Total rules applied 1 place count 115 transition count 60
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 3 place count 114 transition count 60
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 4 place count 113 transition count 59
Iterating global reduction 1 with 1 rules applied. Total rules applied 5 place count 113 transition count 59
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 111 transition count 57
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 1 with 3 rules applied. Total rules applied 12 place count 111 transition count 57
Applied a total of 12 rules in 36 ms. Remains 111 /115 variables (removed 4) and now considering 57/62 (removed 5) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 37 ms. Remains : 111/115 places, 57/62 transitions.
Incomplete random walk after 10000 steps, including 191 resets, run finished after 110 ms. (steps per millisecond=90 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 31 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 27 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 57 rows 111 cols
[2023-03-08 03:43:16] [INFO ] Computed 58 place invariants in 8 ms
[2023-03-08 03:43:16] [INFO ] [Real]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 03:43:16] [INFO ] [Real]Absence check using 36 positive and 22 generalized place invariants in 3 ms returned sat
[2023-03-08 03:43:16] [INFO ] After 87ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:43:16] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 03:43:16] [INFO ] [Nat]Absence check using 36 positive and 22 generalized place invariants in 4 ms returned sat
[2023-03-08 03:43:16] [INFO ] After 43ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:43:16] [INFO ] State equation strengthened by 4 read => feed constraints.
[2023-03-08 03:43:16] [INFO ] After 10ms SMT Verify possible using 4 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 03:43:16] [INFO ] After 23ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-08 03:43:16] [INFO ] After 112ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 111 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 111/111 places, 57/57 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 111 transition count 56
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 1 with 1 rules applied. Total rules applied 2 place count 111 transition count 56
Applied a total of 2 rules in 12 ms. Remains 111 /111 variables (removed 0) and now considering 56/57 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12 ms. Remains : 111/111 places, 56/57 transitions.
Incomplete random walk after 10000 steps, including 151 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 26 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2252713 steps, run timeout after 3001 ms. (steps per millisecond=750 ) properties seen :{}
Probabilistic random walk after 2252713 steps, saw 285716 distinct states, run finished after 3001 ms. (steps per millisecond=750 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 56 rows 111 cols
[2023-03-08 03:43:19] [INFO ] Computed 59 place invariants in 7 ms
[2023-03-08 03:43:19] [INFO ] [Real]Absence check using 38 positive place invariants in 4 ms returned sat
[2023-03-08 03:43:19] [INFO ] [Real]Absence check using 38 positive and 21 generalized place invariants in 3 ms returned sat
[2023-03-08 03:43:19] [INFO ] After 72ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:43:19] [INFO ] [Nat]Absence check using 38 positive place invariants in 4 ms returned sat
[2023-03-08 03:43:19] [INFO ] [Nat]Absence check using 38 positive and 21 generalized place invariants in 6 ms returned sat
[2023-03-08 03:43:19] [INFO ] After 33ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:43:19] [INFO ] State equation strengthened by 4 read => feed constraints.
[2023-03-08 03:43:19] [INFO ] After 13ms SMT Verify possible using 4 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 03:43:19] [INFO ] Deduced a trap composed of 9 places in 37 ms of which 1 ms to minimize.
[2023-03-08 03:43:20] [INFO ] Deduced a trap composed of 7 places in 21 ms of which 2 ms to minimize.
[2023-03-08 03:43:20] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 73 ms
[2023-03-08 03:43:20] [INFO ] After 97ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-08 03:43:20] [INFO ] After 194ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 5 out of 111 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 111/111 places, 56/56 transitions.
Applied a total of 0 rules in 7 ms. Remains 111 /111 variables (removed 0) and now considering 56/56 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 111/111 places, 56/56 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 111/111 places, 56/56 transitions.
Applied a total of 0 rules in 5 ms. Remains 111 /111 variables (removed 0) and now considering 56/56 (removed 0) transitions.
[2023-03-08 03:43:20] [INFO ] Invariant cache hit.
[2023-03-08 03:43:20] [INFO ] Implicit Places using invariants in 79 ms returned [11, 29]
Discarding 2 places :
Implicit Place search using SMT only with invariants took 80 ms to find 2 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 109/111 places, 56/56 transitions.
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 109 transition count 56
Applied a total of 1 rules in 7 ms. Remains 109 /109 variables (removed 0) and now considering 56/56 (removed 0) transitions.
// Phase 1: matrix 56 rows 109 cols
[2023-03-08 03:43:20] [INFO ] Computed 57 place invariants in 1 ms
[2023-03-08 03:43:20] [INFO ] Implicit Places using invariants in 67 ms returned []
[2023-03-08 03:43:20] [INFO ] Invariant cache hit.
[2023-03-08 03:43:20] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 03:43:20] [INFO ] Implicit Places using invariants and state equation in 91 ms returned []
Implicit Place search using SMT with State Equation took 160 ms to find 0 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 109/111 places, 56/56 transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 254 ms. Remains : 109/111 places, 56/56 transitions.
Incomplete random walk after 10000 steps, including 147 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2451534 steps, run timeout after 3001 ms. (steps per millisecond=816 ) properties seen :{}
Probabilistic random walk after 2451534 steps, saw 315878 distinct states, run finished after 3001 ms. (steps per millisecond=816 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-08 03:43:23] [INFO ] Invariant cache hit.
[2023-03-08 03:43:23] [INFO ] [Real]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 03:43:23] [INFO ] [Real]Absence check using 36 positive and 21 generalized place invariants in 3 ms returned sat
[2023-03-08 03:43:23] [INFO ] After 81ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:43:23] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 03:43:23] [INFO ] [Nat]Absence check using 36 positive and 21 generalized place invariants in 3 ms returned sat
[2023-03-08 03:43:23] [INFO ] After 37ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:43:23] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 03:43:23] [INFO ] After 21ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 03:43:23] [INFO ] After 32ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 16 ms.
[2023-03-08 03:43:23] [INFO ] After 128ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 109 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 109/109 places, 56/56 transitions.
Applied a total of 0 rules in 5 ms. Remains 109 /109 variables (removed 0) and now considering 56/56 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5 ms. Remains : 109/109 places, 56/56 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 109/109 places, 56/56 transitions.
Applied a total of 0 rules in 5 ms. Remains 109 /109 variables (removed 0) and now considering 56/56 (removed 0) transitions.
[2023-03-08 03:43:23] [INFO ] Invariant cache hit.
[2023-03-08 03:43:23] [INFO ] Implicit Places using invariants in 64 ms returned []
[2023-03-08 03:43:23] [INFO ] Invariant cache hit.
[2023-03-08 03:43:23] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 03:43:23] [INFO ] Implicit Places using invariants and state equation in 88 ms returned []
Implicit Place search using SMT with State Equation took 152 ms to find 0 implicit places.
[2023-03-08 03:43:23] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-08 03:43:23] [INFO ] Invariant cache hit.
[2023-03-08 03:43:23] [INFO ] Dead Transitions using invariants and state equation in 42 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 205 ms. Remains : 109/109 places, 56/56 transitions.
Applied a total of 0 rules in 3 ms. Remains 109 /109 variables (removed 0) and now considering 56/56 (removed 0) transitions.
Running SMT prover for 1 properties.
[2023-03-08 03:43:23] [INFO ] Invariant cache hit.
[2023-03-08 03:43:23] [INFO ] [Real]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 03:43:23] [INFO ] [Real]Absence check using 36 positive and 21 generalized place invariants in 3 ms returned sat
[2023-03-08 03:43:23] [INFO ] After 61ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:43:23] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 03:43:23] [INFO ] [Nat]Absence check using 36 positive and 21 generalized place invariants in 5 ms returned sat
[2023-03-08 03:43:23] [INFO ] After 38ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:43:23] [INFO ] After 52ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-08 03:43:23] [INFO ] After 108ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
[2023-03-08 03:43:23] [INFO ] Flatten gal took : 9 ms
[2023-03-08 03:43:23] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:43:23] [INFO ] Input system was already deterministic with 62 transitions.
Computed a total of 2 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 115 transition count 61
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 114 transition count 61
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 113 transition count 60
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 113 transition count 60
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 112 transition count 59
Applied a total of 6 rules in 11 ms. Remains 112 /115 variables (removed 3) and now considering 59/62 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 112/115 places, 59/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 59 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 115 transition count 61
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 114 transition count 61
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 113 transition count 60
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 113 transition count 60
Applied a total of 4 rules in 8 ms. Remains 113 /115 variables (removed 2) and now considering 60/62 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 113/115 places, 60/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 60 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 115 transition count 61
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 114 transition count 61
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 113 transition count 60
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 113 transition count 60
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 112 transition count 59
Applied a total of 6 rules in 9 ms. Remains 112 /115 variables (removed 3) and now considering 59/62 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 112/115 places, 59/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 59 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Applied a total of 0 rules in 2 ms. Remains 115 /115 variables (removed 0) and now considering 62/62 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 115/115 places, 62/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 115 transition count 61
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 114 transition count 61
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 113 transition count 60
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 113 transition count 60
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 112 transition count 59
Applied a total of 6 rules in 10 ms. Remains 112 /115 variables (removed 3) and now considering 59/62 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 112/115 places, 59/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 59 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 114 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 114 transition count 61
Applied a total of 2 rules in 3 ms. Remains 114 /115 variables (removed 1) and now considering 61/62 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 114/115 places, 61/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 114 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 114 transition count 61
Applied a total of 2 rules in 3 ms. Remains 114 /115 variables (removed 1) and now considering 61/62 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 114/115 places, 61/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 113 transition count 61
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 1 Pre rules applied. Total rules applied 1 place count 113 transition count 60
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 3 rules applied. Total rules applied 4 place count 111 transition count 60
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 5 place count 110 transition count 59
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 110 transition count 59
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 10 place count 108 transition count 57
Applied a total of 10 rules in 10 ms. Remains 108 /115 variables (removed 7) and now considering 57/62 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 108/115 places, 57/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 57 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 114 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 114 transition count 61
Applied a total of 2 rules in 3 ms. Remains 114 /115 variables (removed 1) and now considering 61/62 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 114/115 places, 61/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 115 transition count 61
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 114 transition count 61
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 6 place count 112 transition count 59
Applied a total of 6 rules in 6 ms. Remains 112 /115 variables (removed 3) and now considering 59/62 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 112/115 places, 59/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 59 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 114 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 114 transition count 61
Applied a total of 2 rules in 2 ms. Remains 114 /115 variables (removed 1) and now considering 61/62 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 114/115 places, 61/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 115 transition count 61
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 114 transition count 61
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 113 transition count 60
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 113 transition count 60
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 111 transition count 58
Applied a total of 8 rules in 9 ms. Remains 111 /115 variables (removed 4) and now considering 58/62 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 111/115 places, 58/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 58 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 114 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 114 transition count 61
Applied a total of 2 rules in 2 ms. Remains 114 /115 variables (removed 1) and now considering 61/62 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 114/115 places, 61/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 114 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 114 transition count 61
Applied a total of 2 rules in 2 ms. Remains 114 /115 variables (removed 1) and now considering 61/62 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 114/115 places, 61/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 114 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 114 transition count 61
Applied a total of 2 rules in 2 ms. Remains 114 /115 variables (removed 1) and now considering 61/62 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 114/115 places, 61/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 115/115 places, 62/62 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 114 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 114 transition count 61
Applied a total of 2 rules in 3 ms. Remains 114 /115 variables (removed 1) and now considering 61/62 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 114/115 places, 61/62 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:43:24] [INFO ] Input system was already deterministic with 61 transitions.
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:43:24] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-08 03:43:24] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 115 places, 62 transitions and 309 arcs took 1 ms.
Total runtime 10272 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-00a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA DES-PT-00a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678247180712

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 10 (type EXCL) for 9 DES-PT-00a-CTLFireability-03
lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 64 (type FNDP) for 12 DES-PT-00a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 12 DES-PT-00a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 12 DES-PT-00a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 67 (type SRCH) for DES-PT-00a-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 64 (type FNDP) for DES-PT-00a-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 65 (type EQUN) for DES-PT-00a-CTLFireability-04 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/376/CTLFireability-65.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 65 (type EQUN) for DES-PT-00a-CTLFireability-04
lola: result : true
lola: FINISHED task # 10 (type EXCL) for DES-PT-00a-CTLFireability-03
lola: result : false
lola: markings : 53698
lola: fired transitions : 142422
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 57 DES-PT-00a-CTLFireability-15
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for DES-PT-00a-CTLFireability-15
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 57 DES-PT-00a-CTLFireability-15
lola: time limit : 211 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 5/211 4/32 DES-PT-00a-CTLFireability-15 957521 m, 191504 m/sec, 6562161 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 10/211 8/32 DES-PT-00a-CTLFireability-15 1892801 m, 187056 m/sec, 13190375 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 15/211 12/32 DES-PT-00a-CTLFireability-15 2747280 m, 170895 m/sec, 19700892 t fired, .

Time elapsed: 15 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 20/211 15/32 DES-PT-00a-CTLFireability-15 3504158 m, 151375 m/sec, 26005757 t fired, .

Time elapsed: 20 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 25/211 18/32 DES-PT-00a-CTLFireability-15 4326459 m, 164460 m/sec, 32284159 t fired, .

Time elapsed: 25 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 30/211 21/32 DES-PT-00a-CTLFireability-15 5017949 m, 138298 m/sec, 38039832 t fired, .

Time elapsed: 30 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 35/211 23/32 DES-PT-00a-CTLFireability-15 5608991 m, 118208 m/sec, 43510889 t fired, .

Time elapsed: 35 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 40/211 27/32 DES-PT-00a-CTLFireability-15 6388731 m, 155948 m/sec, 49554164 t fired, .

Time elapsed: 40 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 45/211 30/32 DES-PT-00a-CTLFireability-15 7251544 m, 172562 m/sec, 55897184 t fired, .

Time elapsed: 45 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DES-PT-00a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 50 DES-PT-00a-CTLFireability-14
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/221 4/32 DES-PT-00a-CTLFireability-14 743457 m, 148691 m/sec, 5825978 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 10/221 6/32 DES-PT-00a-CTLFireability-14 1416091 m, 134526 m/sec, 11469337 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 15/221 9/32 DES-PT-00a-CTLFireability-14 2066229 m, 130027 m/sec, 17172215 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 20/221 11/32 DES-PT-00a-CTLFireability-14 2637312 m, 114216 m/sec, 22537771 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 25/221 14/32 DES-PT-00a-CTLFireability-14 3316373 m, 135812 m/sec, 28316267 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 30/221 17/32 DES-PT-00a-CTLFireability-14 3970382 m, 130801 m/sec, 33979338 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 35/221 19/32 DES-PT-00a-CTLFireability-14 4587345 m, 123392 m/sec, 39634151 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 40/221 22/32 DES-PT-00a-CTLFireability-14 5184289 m, 119388 m/sec, 45353808 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 45/221 24/32 DES-PT-00a-CTLFireability-14 5791946 m, 121531 m/sec, 51067455 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 50/221 27/32 DES-PT-00a-CTLFireability-14 6426444 m, 126899 m/sec, 56805618 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 55/221 29/32 DES-PT-00a-CTLFireability-14 7002630 m, 115237 m/sec, 62390898 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 60/221 31/32 DES-PT-00a-CTLFireability-14 7544776 m, 108429 m/sec, 67913183 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for DES-PT-00a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 0 0 2 0 1 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 DES-PT-00a-CTLFireability-13
lola: time limit : 232 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DES-PT-00a-CTLFireability-13
lola: result : false
lola: markings : 60
lola: fired transitions : 111
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 DES-PT-00a-CTLFireability-12
lola: time limit : 248 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DES-PT-00a-CTLFireability-12
lola: result : false
lola: markings : 770271
lola: fired transitions : 4696346
lola: time used : 5.000000
lola: memory pages used : 4
lola: LAUNCH task # 39 (type EXCL) for 38 DES-PT-00a-CTLFireability-10
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for DES-PT-00a-CTLFireability-10
lola: result : false
lola: markings : 910
lola: fired transitions : 2422
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 DES-PT-00a-CTLFireability-08
lola: time limit : 290 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for DES-PT-00a-CTLFireability-08
lola: result : false
lola: markings : 96
lola: fired transitions : 193
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 DES-PT-00a-CTLFireability-06
lola: time limit : 316 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 0 0 2 0 1 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 0/316 1/32 DES-PT-00a-CTLFireability-06 51607 m, 10321 m/sec, 172368 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 27 (type EXCL) for DES-PT-00a-CTLFireability-06
lola: result : true
lola: markings : 767309
lola: fired transitions : 3158435
lola: time used : 3.000000
lola: memory pages used : 4
lola: LAUNCH task # 24 (type EXCL) for 23 DES-PT-00a-CTLFireability-05
lola: time limit : 347 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for DES-PT-00a-CTLFireability-05
lola: result : true
lola: markings : 45
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 12 DES-PT-00a-CTLFireability-04
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for DES-PT-00a-CTLFireability-04
lola: result : false
lola: markings : 35
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 DES-PT-00a-CTLFireability-11
lola: time limit : 496 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for DES-PT-00a-CTLFireability-11
lola: result : false
lola: markings : 2228
lola: fired transitions : 6286
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 50 DES-PT-00a-CTLFireability-14
lola: time limit : 579 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for DES-PT-00a-CTLFireability-14
lola: result : false
lola: markings : 387
lola: fired transitions : 509
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 29 DES-PT-00a-CTLFireability-07
lola: time limit : 695 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for DES-PT-00a-CTLFireability-07
lola: result : false
lola: markings : 247
lola: fired transitions : 247
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 DES-PT-00a-CTLFireability-09
lola: time limit : 869 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DES-PT-00a-CTLFireability-09
lola: result : false
lola: markings : 43
lola: fired transitions : 63
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DES-PT-00a-CTLFireability-02
lola: time limit : 1159 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 2/1159 2/32 DES-PT-00a-CTLFireability-02 374649 m, 74929 m/sec, 2547104 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 7/1159 6/32 DES-PT-00a-CTLFireability-02 1272248 m, 179519 m/sec, 8867105 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 12/1159 9/32 DES-PT-00a-CTLFireability-02 2106327 m, 166815 m/sec, 14994733 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 17/1159 12/32 DES-PT-00a-CTLFireability-02 2874098 m, 153554 m/sec, 21124369 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 22/1159 15/32 DES-PT-00a-CTLFireability-02 3609632 m, 147106 m/sec, 27125841 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 27/1159 18/32 DES-PT-00a-CTLFireability-02 4316291 m, 141331 m/sec, 33210387 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 32/1159 21/32 DES-PT-00a-CTLFireability-02 5009227 m, 138587 m/sec, 39330255 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 37/1159 25/32 DES-PT-00a-CTLFireability-02 5896687 m, 177492 m/sec, 45685690 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 42/1159 28/32 DES-PT-00a-CTLFireability-02 6648396 m, 150341 m/sec, 51822534 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 47/1159 30/32 DES-PT-00a-CTLFireability-02 7346303 m, 139581 m/sec, 57708300 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DES-PT-00a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-00a-CTLFireability-01
lola: time limit : 1712 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DES-PT-00a-CTLFireability-01
lola: result : false
lola: markings : 12785
lola: fired transitions : 59950
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-00a-CTLFireability-00
lola: time limit : 3425 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-00a-CTLFireability-00
lola: result : true
lola: markings : 43
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-00: CTL true CTL model checker
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-02: CTL unknown AGGR
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
DES-PT-00a-CTLFireability-15: CONJ unknown CONJ


Time elapsed: 175 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-00a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-00a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478200346"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-00a.tgz
mv DES-PT-00a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;