About the Execution of LoLA for DLCshifumi-PT-6a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16219.296 | 422274.00 | 494285.00 | 15379.90 | ???F???????TF??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477400858.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCshifumi-PT-6a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477400858
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 7.4M
-rw-r--r-- 1 mcc users 8.8K Feb 27 04:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 101K Feb 27 04:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 27 00:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 27 00:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 27 09:38 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 147K Feb 27 09:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 27 06:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 27 06:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.9M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-6a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678338230287
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCshifumi-PT-6a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCshifumi-PT-6a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCshifumi-PT-6a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-6a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-6a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-6a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678338652561
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: NOTDEADLOCKFREE
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 0 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 0 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 3 (type EXCL) for 0 DLCshifumi-PT-6a-CTLFireability-00
lola: time limit : 192 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for DLCshifumi-PT-6a-CTLFireability-00
lola: result : false
lola: markings : 6
lola: fired transitions : 199
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-11: EG 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-12: AFAG 1 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 45 (type EXCL) for 44 DLCshifumi-PT-6a-CTLFireability-12
lola: time limit : 202 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DLCshifumi-PT-6a-CTLFireability-12
lola: result : false
lola: markings : 2
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 DLCshifumi-PT-6a-CTLFireability-11
lola: time limit : 215 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for DLCshifumi-PT-6a-CTLFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 DLCshifumi-PT-6a-CTLFireability-03
lola: time limit : 229 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 2/229 1/32 DLCshifumi-PT-6a-CTLFireability-03 1740 m, 348 m/sec, 161196 t fired, .
Time elapsed: 155 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 7/229 1/32 DLCshifumi-PT-6a-CTLFireability-03 6433 m, 938 m/sec, 582286 t fired, .
Time elapsed: 160 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 14 (type EXCL) for DLCshifumi-PT-6a-CTLFireability-03
lola: result : false
lola: markings : 9822
lola: fired transitions : 881584
lola: time used : 10.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 54 (type EXCL) for 53 DLCshifumi-PT-6a-CTLFireability-15
lola: time limit : 245 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 54 (type EXCL) for DLCshifumi-PT-6a-CTLFireability-15
lola: result : false
lola: markings : 2
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 5 (type EXCL) for 0 DLCshifumi-PT-6a-CTLFireability-00
lola: time limit : 264 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 3/264 1/32 DLCshifumi-PT-6a-CTLFireability-00 19250 m, 3850 m/sec, 1048388 t fired, .
Time elapsed: 170 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 8/264 1/32 DLCshifumi-PT-6a-CTLFireability-00 41644 m, 4478 m/sec, 2383357 t fired, .
Time elapsed: 175 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 13/264 1/32 DLCshifumi-PT-6a-CTLFireability-00 63383 m, 4347 m/sec, 3848492 t fired, .
Time elapsed: 180 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 18/264 1/32 DLCshifumi-PT-6a-CTLFireability-00 85067 m, 4336 m/sec, 5300750 t fired, .
Time elapsed: 185 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 23/264 2/32 DLCshifumi-PT-6a-CTLFireability-00 107005 m, 4387 m/sec, 6760060 t fired, .
Time elapsed: 190 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 28/264 2/32 DLCshifumi-PT-6a-CTLFireability-00 128861 m, 4371 m/sec, 8215865 t fired, .
Time elapsed: 195 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 33/264 2/32 DLCshifumi-PT-6a-CTLFireability-00 150670 m, 4361 m/sec, 9678786 t fired, .
Time elapsed: 200 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 38/264 2/32 DLCshifumi-PT-6a-CTLFireability-00 172577 m, 4381 m/sec, 11144963 t fired, .
Time elapsed: 205 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 43/264 2/32 DLCshifumi-PT-6a-CTLFireability-00 194121 m, 4308 m/sec, 12592023 t fired, .
Time elapsed: 210 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 48/264 3/32 DLCshifumi-PT-6a-CTLFireability-00 215279 m, 4231 m/sec, 14003542 t fired, .
Time elapsed: 215 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 53/264 3/32 DLCshifumi-PT-6a-CTLFireability-00 235589 m, 4062 m/sec, 15370930 t fired, .
Time elapsed: 220 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 58/264 3/32 DLCshifumi-PT-6a-CTLFireability-00 255396 m, 3961 m/sec, 16709635 t fired, .
Time elapsed: 225 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 64/264 3/32 DLCshifumi-PT-6a-CTLFireability-00 271357 m, 3192 m/sec, 17779856 t fired, .
Time elapsed: 231 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 69/264 4/32 DLCshifumi-PT-6a-CTLFireability-00 289075 m, 3543 m/sec, 18969840 t fired, .
Time elapsed: 236 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 74/264 4/32 DLCshifumi-PT-6a-CTLFireability-00 306692 m, 3523 m/sec, 20166211 t fired, .
Time elapsed: 241 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 79/264 4/32 DLCshifumi-PT-6a-CTLFireability-00 328249 m, 4311 m/sec, 21632905 t fired, .
Time elapsed: 246 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 84/264 4/32 DLCshifumi-PT-6a-CTLFireability-00 345707 m, 3491 m/sec, 22844744 t fired, .
Time elapsed: 251 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 89/264 5/32 DLCshifumi-PT-6a-CTLFireability-00 364003 m, 3659 m/sec, 24112734 t fired, .
Time elapsed: 256 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 94/264 5/32 DLCshifumi-PT-6a-CTLFireability-00 383527 m, 3904 m/sec, 25426430 t fired, .
Time elapsed: 261 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 99/264 5/32 DLCshifumi-PT-6a-CTLFireability-00 399714 m, 3237 m/sec, 26535312 t fired, .
Time elapsed: 266 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 104/264 5/32 DLCshifumi-PT-6a-CTLFireability-00 416041 m, 3265 m/sec, 27673061 t fired, .
Time elapsed: 271 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 109/264 5/32 DLCshifumi-PT-6a-CTLFireability-00 433793 m, 3550 m/sec, 28933966 t fired, .
Time elapsed: 276 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 114/264 6/32 DLCshifumi-PT-6a-CTLFireability-00 454729 m, 4187 m/sec, 30395505 t fired, .
Time elapsed: 281 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 120/264 6/32 DLCshifumi-PT-6a-CTLFireability-00 476340 m, 4322 m/sec, 31871284 t fired, .
Time elapsed: 287 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 125/264 6/32 DLCshifumi-PT-6a-CTLFireability-00 497660 m, 4264 m/sec, 33341989 t fired, .
Time elapsed: 292 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 130/264 7/32 DLCshifumi-PT-6a-CTLFireability-00 516039 m, 3675 m/sec, 34594903 t fired, .
Time elapsed: 297 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 135/264 7/32 DLCshifumi-PT-6a-CTLFireability-00 536300 m, 4052 m/sec, 36045701 t fired, .
Time elapsed: 302 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 140/264 7/32 DLCshifumi-PT-6a-CTLFireability-00 554294 m, 3598 m/sec, 37312190 t fired, .
Time elapsed: 307 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 145/264 7/32 DLCshifumi-PT-6a-CTLFireability-00 573662 m, 3873 m/sec, 38680320 t fired, .
Time elapsed: 312 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 150/264 8/32 DLCshifumi-PT-6a-CTLFireability-00 594564 m, 4180 m/sec, 40148509 t fired, .
Time elapsed: 317 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 155/264 8/32 DLCshifumi-PT-6a-CTLFireability-00 614594 m, 4006 m/sec, 41503347 t fired, .
Time elapsed: 322 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 160/264 8/32 DLCshifumi-PT-6a-CTLFireability-00 634463 m, 3973 m/sec, 42874029 t fired, .
Time elapsed: 327 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 165/264 8/32 DLCshifumi-PT-6a-CTLFireability-00 653368 m, 3781 m/sec, 44189254 t fired, .
Time elapsed: 332 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 170/264 9/32 DLCshifumi-PT-6a-CTLFireability-00 670994 m, 3525 m/sec, 45397163 t fired, .
Time elapsed: 337 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-6a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 208/264 9/32 DLCshifumi-PT-6a-CTLFireability-00 673909 m, 583 m/sec, 45599506 t fired, .
Time elapsed: 375 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-6a-CTLFireability-03: CTL false CTL model checker
DLCshifumi-PT-6a-CTLFireability-11: EG true state space / EG
DLCshifumi-PT-6a-CTLFireability-12: AFAG false CTL model checker
DLCshifumi-PT-6a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-6a-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-6a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-6a-CTLFireability-05:/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 364 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-6a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-6a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477400858"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-6a.tgz
mv DLCshifumi-PT-6a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;