Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477400843.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCshifumi-PT-5a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477400843
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.3M
-rw-r--r-- 1 mcc users 6.7K Feb 26 11:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 26 11:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 10:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K Feb 26 10:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Feb 26 15:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Feb 26 15:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 26 13:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 13:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.9M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-00
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-01
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-02
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-03
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-04
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-05
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-06
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-07
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-08
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-09
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-10
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-11
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-12
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-13
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-14
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678336777001

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCshifumi-PT-5a
Not applying reductions.
Model is PT
LTLCardinality PT
starting LoLA
BK_INPUT DLCshifumi-PT-5a
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLCardinality

FORMULA DLCshifumi-PT-5a-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-5a-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678337008086

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:184
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:481
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 52 (type SKEL/SRCH) for 9 DLCshifumi-PT-5a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 52 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-03
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 53 (type SKEL/SRCH) for 9 DLCshifumi-PT-5a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-03
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 54 (type SKEL/SRCH) for 19 DLCshifumi-PT-5a-LTLCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type CNST) for 28 DLCshifumi-PT-5a-LTLCardinality-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 29 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-08
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 17 (type CNST) for 16 DLCshifumi-PT-5a-LTLCardinality-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 17 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-04
lola: result : true
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type CNST) for 31 DLCshifumi-PT-5a-LTLCardinality-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 32 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-09
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 55 (type SKEL/SRCH) for 49 DLCshifumi-PT-5a-LTLCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 56 (type SKEL/SRCH) for 37 DLCshifumi-PT-5a-LTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-11
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 55 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-15
lola: result : false
lola: markings : 28723
lola: fired transitions : 161244
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 0 0 0 0
DLCshifumi-PT-5a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL SRCH 4/3583 1/5 DLCshifumi-PT-5a-LTLCardinality-05 372820 m, 74564 m/sec, 1840738 t fired, .

Time elapsed: 21 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 0 0 0 0
DLCshifumi-PT-5a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL SRCH 9/3583 1/5 DLCshifumi-PT-5a-LTLCardinality-05 706988 m, 66833 m/sec, 3590490 t fired, .

Time elapsed: 26 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DLCshifumi-PT-5a-LTLCardinality-11
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-11
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCshifumi-PT-5a-LTLCardinality-12
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-12
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 DLCshifumi-PT-5a-LTLCardinality-10
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-10
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 DLCshifumi-PT-5a-LTLCardinality-06
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-06
lola: result : true
lola: markings : 10601
lola: fired transitions : 778976
lola: time used : 4.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 DLCshifumi-PT-5a-LTLCardinality-15
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 1/446 1/32 DLCshifumi-PT-5a-LTLCardinality-15 16424 m, 3284 m/sec, 220390 t fired, .
54 LTL SRCH 14/3583 1/5 DLCshifumi-PT-5a-LTLCardinality-05 1614313 m, 181465 m/sec, 8293908 t fired, .

Time elapsed: 31 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 6/446 2/32 DLCshifumi-PT-5a-LTLCardinality-15 117902 m, 20295 m/sec, 1523599 t fired, .
54 LTL SRCH 19/3583 1/5 DLCshifumi-PT-5a-LTLCardinality-05 3027000 m, 282537 m/sec, 15344086 t fired, .

Time elapsed: 36 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 11/446 3/32 DLCshifumi-PT-5a-LTLCardinality-15 219663 m, 20352 m/sec, 2835640 t fired, .
54 LTL SRCH 24/3583 1/5 DLCshifumi-PT-5a-LTLCardinality-05 4416873 m, 277974 m/sec, 22294099 t fired, .

Time elapsed: 41 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 16/446 4/32 DLCshifumi-PT-5a-LTLCardinality-15 320575 m, 20182 m/sec, 4149144 t fired, .
54 LTL SRCH 29/3583 1/5 DLCshifumi-PT-5a-LTLCardinality-05 5751746 m, 266974 m/sec, 29373869 t fired, .

Time elapsed: 46 secs. Pages in use: 5
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 1 0 0 0 0 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 21/446 5/32 DLCshifumi-PT-5a-LTLCardinality-15 422820 m, 20449 m/sec, 5481432 t fired, .
54 LTL SRCH 34/3583 1/5 DLCshifumi-PT-5a-LTLCardinality-05 6983512 m, 246353 m/sec, 36278289 t fired, .

Time elapsed: 51 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 54 (type SRCH) for DLCshifumi-PT-5a-LTLCardinality-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 26/446 6/32 DLCshifumi-PT-5a-LTLCardinality-15 523828 m, 20201 m/sec, 6797808 t fired, .

Time elapsed: 56 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 31/446 7/32 DLCshifumi-PT-5a-LTLCardinality-15 626672 m, 20568 m/sec, 8131541 t fired, .

Time elapsed: 61 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 36/446 8/32 DLCshifumi-PT-5a-LTLCardinality-15 729799 m, 20625 m/sec, 9478062 t fired, .

Time elapsed: 66 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 41/446 9/32 DLCshifumi-PT-5a-LTLCardinality-15 834732 m, 20986 m/sec, 10848464 t fired, .

Time elapsed: 71 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 46/446 10/32 DLCshifumi-PT-5a-LTLCardinality-15 939681 m, 20989 m/sec, 12225333 t fired, .

Time elapsed: 76 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 51/446 11/32 DLCshifumi-PT-5a-LTLCardinality-15 1045397 m, 21143 m/sec, 13614311 t fired, .

Time elapsed: 81 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 56/446 12/32 DLCshifumi-PT-5a-LTLCardinality-15 1148895 m, 20699 m/sec, 14974072 t fired, .

Time elapsed: 86 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 61/446 13/32 DLCshifumi-PT-5a-LTLCardinality-15 1250858 m, 20392 m/sec, 16318039 t fired, .

Time elapsed: 91 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 66/446 14/32 DLCshifumi-PT-5a-LTLCardinality-15 1356414 m, 21111 m/sec, 17700321 t fired, .

Time elapsed: 96 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 71/446 15/32 DLCshifumi-PT-5a-LTLCardinality-15 1461012 m, 20919 m/sec, 19079146 t fired, .

Time elapsed: 101 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 76/446 16/32 DLCshifumi-PT-5a-LTLCardinality-15 1565099 m, 20817 m/sec, 20450765 t fired, .

Time elapsed: 106 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 81/446 17/32 DLCshifumi-PT-5a-LTLCardinality-15 1668633 m, 20706 m/sec, 21820924 t fired, .

Time elapsed: 111 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 86/446 18/32 DLCshifumi-PT-5a-LTLCardinality-15 1771661 m, 20605 m/sec, 23180841 t fired, .

Time elapsed: 116 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 91/446 19/32 DLCshifumi-PT-5a-LTLCardinality-15 1876021 m, 20872 m/sec, 24521773 t fired, .

Time elapsed: 121 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 96/446 20/32 DLCshifumi-PT-5a-LTLCardinality-15 1979116 m, 20619 m/sec, 25856101 t fired, .

Time elapsed: 126 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 101/446 21/32 DLCshifumi-PT-5a-LTLCardinality-15 2083466 m, 20870 m/sec, 27208066 t fired, .

Time elapsed: 131 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 106/446 22/32 DLCshifumi-PT-5a-LTLCardinality-15 2187667 m, 20840 m/sec, 28569752 t fired, .

Time elapsed: 136 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 111/446 23/32 DLCshifumi-PT-5a-LTLCardinality-15 2286702 m, 19807 m/sec, 29854076 t fired, .

Time elapsed: 141 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 116/446 24/32 DLCshifumi-PT-5a-LTLCardinality-15 2388622 m, 20384 m/sec, 31185291 t fired, .

Time elapsed: 146 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 121/446 25/32 DLCshifumi-PT-5a-LTLCardinality-15 2481041 m, 18483 m/sec, 32396893 t fired, .

Time elapsed: 151 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 126/446 26/32 DLCshifumi-PT-5a-LTLCardinality-15 2550236 m, 13839 m/sec, 33294059 t fired, .

Time elapsed: 156 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 131/446 26/32 DLCshifumi-PT-5a-LTLCardinality-15 2613548 m, 12662 m/sec, 34132606 t fired, .

Time elapsed: 161 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 136/446 27/32 DLCshifumi-PT-5a-LTLCardinality-15 2647995 m, 6889 m/sec, 34583372 t fired, .

Time elapsed: 166 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 141/446 27/32 DLCshifumi-PT-5a-LTLCardinality-15 2727155 m, 15832 m/sec, 35624462 t fired, .

Time elapsed: 171 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 146/446 28/32 DLCshifumi-PT-5a-LTLCardinality-15 2764179 m, 7404 m/sec, 36106481 t fired, .

Time elapsed: 176 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 151/446 29/32 DLCshifumi-PT-5a-LTLCardinality-15 2848556 m, 16875 m/sec, 37209179 t fired, .

Time elapsed: 181 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 156/446 29/32 DLCshifumi-PT-5a-LTLCardinality-15 2880816 m, 6452 m/sec, 37634778 t fired, .

Time elapsed: 186 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 161/446 30/32 DLCshifumi-PT-5a-LTLCardinality-15 2952094 m, 14255 m/sec, 38568663 t fired, .

Time elapsed: 191 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 166/446 30/32 DLCshifumi-PT-5a-LTLCardinality-15 2986265 m, 6834 m/sec, 39012144 t fired, .

Time elapsed: 196 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 171/446 31/32 DLCshifumi-PT-5a-LTLCardinality-15 3070561 m, 16859 m/sec, 40120983 t fired, .

Time elapsed: 201 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 176/446 31/32 DLCshifumi-PT-5a-LTLCardinality-15 3088430 m, 3573 m/sec, 40357680 t fired, .

Time elapsed: 206 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 181/446 31/32 DLCshifumi-PT-5a-LTLCardinality-15 3125092 m, 7332 m/sec, 40844161 t fired, .

Time elapsed: 211 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 186/446 32/32 DLCshifumi-PT-5a-LTLCardinality-15 3215357 m, 18053 m/sec, 42031115 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 191/446 32/32 DLCshifumi-PT-5a-LTLCardinality-15 3234513 m, 3831 m/sec, 42282555 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-LTLCardinality-03: CONJ false skeleton: LTL model checker
DLCshifumi-PT-5a-LTLCardinality-04: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-06: LTL true LTL model checker
DLCshifumi-PT-5a-LTLCardinality-08: INITIAL true preprocessing
DLCshifumi-PT-5a-LTLCardinality-09: INITIAL false preprocessing
DLCshifumi-PT-5a-LTLCardinality-10: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-11: LTL false LTL model checker
DLCshifumi-PT-5a-LTLCardinality-12: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 1 0 0 0 0 1 0
DLCshifumi-PT-5a-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-LTLCardinality-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DLCshifumi-PT-5a-LTLCardinality-14
lola: time limit : 482 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 DLCshifumi-PT-5a-LTLCardinality-13
lola: time limit : 562 sec
lola: memory limit: 32 pages
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 374 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-5a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-5a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477400843"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-5a.tgz
mv DLCshifumi-PT-5a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;