About the Execution of LoLA for DLCshifumi-PT-3a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16224.464 | 552210.00 | 727908.00 | 16693.10 | ????????????F?FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477400810.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCshifumi-PT-3a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477400810
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 9.3K Feb 26 09:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 09:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 08:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 26 08:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Feb 26 10:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 10:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Feb 26 10:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 778K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-3a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678332180161
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCshifumi-PT-3a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCshifumi-PT-3a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCshifumi-PT-3a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678332732371
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 19 (type EXCL) for 18 DLCshifumi-PT-3a-CTLFireability-06
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 4/224 3/32 DLCshifumi-PT-3a-CTLFireability-06 388404 m, 77680 m/sec, 4045937 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 9/224 6/32 DLCshifumi-PT-3a-CTLFireability-06 925553 m, 107429 m/sec, 9484579 t fired, .
Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 14/224 8/32 DLCshifumi-PT-3a-CTLFireability-06 1442167 m, 103322 m/sec, 14955282 t fired, .
Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 19/224 11/32 DLCshifumi-PT-3a-CTLFireability-06 2009596 m, 113485 m/sec, 20349298 t fired, .
Time elapsed: 21 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 24/224 14/32 DLCshifumi-PT-3a-CTLFireability-06 2557703 m, 109621 m/sec, 25749144 t fired, .
Time elapsed: 26 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 29/224 17/32 DLCshifumi-PT-3a-CTLFireability-06 3112921 m, 111043 m/sec, 31124200 t fired, .
Time elapsed: 31 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 34/224 20/32 DLCshifumi-PT-3a-CTLFireability-06 3664999 m, 110415 m/sec, 36443051 t fired, .
Time elapsed: 36 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 39/224 23/32 DLCshifumi-PT-3a-CTLFireability-06 4204386 m, 107877 m/sec, 41706059 t fired, .
Time elapsed: 41 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 44/224 26/32 DLCshifumi-PT-3a-CTLFireability-06 4736986 m, 106520 m/sec, 47053946 t fired, .
Time elapsed: 46 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 49/224 29/32 DLCshifumi-PT-3a-CTLFireability-06 5273704 m, 107343 m/sec, 52380593 t fired, .
Time elapsed: 51 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 54/224 32/32 DLCshifumi-PT-3a-CTLFireability-06 5800714 m, 105402 m/sec, 57614360 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 DLCshifumi-PT-3a-CTLFireability-15
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-15
lola: result : false
lola: markings : 4
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 DLCshifumi-PT-3a-CTLFireability-14
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-14
lola: result : false
lola: markings : 277
lola: fired transitions : 552
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 DLCshifumi-PT-3a-CTLFireability-13
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/272 3/32 DLCshifumi-PT-3a-CTLFireability-13 545947 m, 109189 m/sec, 5718159 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/272 6/32 DLCshifumi-PT-3a-CTLFireability-13 1081034 m, 107017 m/sec, 11212395 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/272 9/32 DLCshifumi-PT-3a-CTLFireability-13 1600975 m, 103988 m/sec, 16664767 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/272 12/32 DLCshifumi-PT-3a-CTLFireability-13 2151747 m, 110154 m/sec, 22095649 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/272 15/32 DLCshifumi-PT-3a-CTLFireability-13 2696954 m, 109041 m/sec, 27474924 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/272 18/32 DLCshifumi-PT-3a-CTLFireability-13 3239461 m, 108501 m/sec, 32797547 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/272 21/32 DLCshifumi-PT-3a-CTLFireability-13 3787471 m, 109602 m/sec, 38120715 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/272 24/32 DLCshifumi-PT-3a-CTLFireability-13 4314368 m, 105379 m/sec, 43431518 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/272 27/32 DLCshifumi-PT-3a-CTLFireability-13 4855798 m, 108286 m/sec, 48690326 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/272 30/32 DLCshifumi-PT-3a-CTLFireability-13 5381455 m, 105131 m/sec, 53922919 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 DLCshifumi-PT-3a-CTLFireability-12
lola: time limit : 290 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-12
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DLCshifumi-PT-3a-CTLFireability-11
lola: time limit : 316 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 71687 m, 14337 m/sec, 2725909 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 107756 m, 7213 m/sec, 4115804 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 108334 m, 115 m/sec, 4138583 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 111328 m, 598 m/sec, 4253432 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 111908 m, 116 m/sec, 4276786 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 112488 m, 116 m/sec, 4299748 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 113074 m, 117 m/sec, 4322499 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 135420 m, 4469 m/sec, 5162101 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 167141 m, 6344 m/sec, 6375760 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/316 1/32 DLCshifumi-PT-3a-CTLFireability-11 168276 m, 227 m/sec, 6420141 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 203593 m, 7063 m/sec, 7764237 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 204310 m, 143 m/sec, 7792578 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 204885 m, 115 m/sec, 7815340 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 212322 m, 1487 m/sec, 8098318 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 261728 m, 9881 m/sec, 10002396 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 270445 m, 1743 m/sec, 10333096 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 281128 m, 2136 m/sec, 10738135 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 90/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 284940 m, 762 m/sec, 10885893 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 95/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 285505 m, 113 m/sec, 10908480 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 100/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 295307 m, 1960 m/sec, 11287967 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 105/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 295880 m, 114 m/sec, 11309765 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 110/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 306517 m, 2127 m/sec, 11721774 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 115/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 346013 m, 7899 m/sec, 13236178 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 120/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 352596 m, 1316 m/sec, 13484138 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 125/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 353176 m, 116 m/sec, 13506004 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 130/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 358737 m, 1112 m/sec, 13719063 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 135/316 2/32 DLCshifumi-PT-3a-CTLFireability-11 359301 m, 112 m/sec, 13741552 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 140/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 375064 m, 3152 m/sec, 14349748 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 145/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 394060 m, 3799 m/sec, 15081729 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 150/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 398509 m, 889 m/sec, 15252820 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 155/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 399076 m, 113 m/sec, 15275305 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 160/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 425229 m, 5230 m/sec, 16279639 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 165/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 437182 m, 2390 m/sec, 16739852 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 170/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 470583 m, 6680 m/sec, 18007856 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 175/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 481592 m, 2201 m/sec, 18433660 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 180/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 485224 m, 726 m/sec, 18570666 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 185/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 486793 m, 313 m/sec, 18631767 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 190/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 488344 m, 310 m/sec, 18691636 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 195/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 489704 m, 272 m/sec, 18744738 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 200/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 495306 m, 1120 m/sec, 18963374 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 205/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 509283 m, 2795 m/sec, 19505438 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 210/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 514271 m, 997 m/sec, 19698717 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 215/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 526475 m, 2440 m/sec, 20172581 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 220/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 540197 m, 2744 m/sec, 20702106 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 225/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 546960 m, 1352 m/sec, 20963579 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 230/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 547523 m, 112 m/sec, 20986507 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 235/316 3/32 DLCshifumi-PT-3a-CTLFireability-11 548093 m, 114 m/sec, 21008913 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 240/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 555269 m, 1435 m/sec, 21287819 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 245/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 593719 m, 7690 m/sec, 22739026 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 250/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 608698 m, 2995 m/sec, 23325435 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 255/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 611249 m, 510 m/sec, 23424896 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 260/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 611829 m, 116 m/sec, 23446712 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 265/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 612400 m, 114 m/sec, 23469323 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 270/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 647252 m, 6970 m/sec, 24764010 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 275/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 647811 m, 111 m/sec, 24786531 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 280/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 648383 m, 114 m/sec, 24808306 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 285/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 652968 m, 917 m/sec, 24986034 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 290/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 670996 m, 3605 m/sec, 25675192 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 295/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 700143 m, 5829 m/sec, 26804523 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 300/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 727708 m, 5513 m/sec, 27843350 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 305/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 728287 m, 115 m/sec, 27865480 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 310/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 728851 m, 112 m/sec, 27887431 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 315/316 4/32 DLCshifumi-PT-3a-CTLFireability-11 729412 m, 112 m/sec, 27910299 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DLCshifumi-PT-3a-CTLFireability-11 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 0 0 1 1 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 DLCshifumi-PT-3a-CTLFireability-08
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 34 (type EXCL) for 33 DLCshifumi-PT-3a-CTLFireability-11
lola: time limit : 3164 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/316 1/32 DLCshifumi-PT-3a-CTLFireability-08 123605 m, 24721 m/sec, 4592951 t fired, .
34 CTL EXCL 5/3164 1/5 DLCshifumi-PT-3a-CTLFireability-11 65924 m, -132697 m/sec, 2501823 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/316 2/32 DLCshifumi-PT-3a-CTLFireability-08 247672 m, 24813 m/sec, 9207624 t fired, .
34 CTL EXCL 10/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 107671 m, 8349 m/sec, 4112479 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/316 3/32 DLCshifumi-PT-3a-CTLFireability-08 370328 m, 24531 m/sec, 13784105 t fired, .
34 CTL EXCL 15/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 108204 m, 106 m/sec, 4133465 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/316 3/32 DLCshifumi-PT-3a-CTLFireability-08 492322 m, 24398 m/sec, 18336391 t fired, .
34 CTL EXCL 20/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 111153 m, 589 m/sec, 4246457 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/316 4/32 DLCshifumi-PT-3a-CTLFireability-08 611116 m, 23758 m/sec, 22784128 t fired, .
34 CTL EXCL 25/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 111677 m, 104 m/sec, 4267473 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/316 4/32 DLCshifumi-PT-3a-CTLFireability-08 731073 m, 23991 m/sec, 27214019 t fired, .
34 CTL EXCL 30/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 112207 m, 106 m/sec, 4288477 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/316 5/32 DLCshifumi-PT-3a-CTLFireability-08 852670 m, 24319 m/sec, 31685254 t fired, .
34 CTL EXCL 35/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 112734 m, 105 m/sec, 4309668 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/316 6/32 DLCshifumi-PT-3a-CTLFireability-08 974362 m, 24338 m/sec, 36202235 t fired, .
34 CTL EXCL 40/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 117032 m, 859 m/sec, 4476927 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/316 6/32 DLCshifumi-PT-3a-CTLFireability-08 1059530 m, 17033 m/sec, 39344757 t fired, .
34 CTL EXCL 45/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 135411 m, 3675 m/sec, 5161746 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/316 7/32 DLCshifumi-PT-3a-CTLFireability-08 1162667 m, 20627 m/sec, 43185700 t fired, .
34 CTL EXCL 50/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 167009 m, 6319 m/sec, 6370692 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 56/316 7/32 DLCshifumi-PT-3a-CTLFireability-08 1220023 m, 11471 m/sec, 45307066 t fired, .
34 CTL EXCL 56/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 167265 m, 51 m/sec, 6380513 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 61/316 8/32 DLCshifumi-PT-3a-CTLFireability-08 1298066 m, 15608 m/sec, 48201534 t fired, .
34 CTL EXCL 61/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 167611 m, 69 m/sec, 6393992 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 66/316 8/32 DLCshifumi-PT-3a-CTLFireability-08 1356019 m, 11590 m/sec, 50340004 t fired, .
34 CTL EXCL 66/287 1/5 DLCshifumi-PT-3a-CTLFireability-11 176251 m, 1728 m/sec, 6724018 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 71/316 8/32 DLCshifumi-PT-3a-CTLFireability-08 1438403 m, 16476 m/sec, 53403584 t fired, .
34 CTL EXCL 71/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 203551 m, 5460 m/sec, 7762549 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 76/316 8/32 DLCshifumi-PT-3a-CTLFireability-08 1454475 m, 3214 m/sec, 54000342 t fired, .
34 CTL EXCL 76/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 203687 m, 27 m/sec, 7768027 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 81/316 9/32 DLCshifumi-PT-3a-CTLFireability-08 1546720 m, 18449 m/sec, 57452034 t fired, .
34 CTL EXCL 81/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 204241 m, 110 m/sec, 7789697 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 86/316 9/32 DLCshifumi-PT-3a-CTLFireability-08 1599991 m, 10654 m/sec, 59435955 t fired, .
34 CTL EXCL 86/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 204481 m, 48 m/sec, 7799249 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 91/316 10/32 DLCshifumi-PT-3a-CTLFireability-08 1699901 m, 19982 m/sec, 63166529 t fired, .
34 CTL EXCL 91/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 204932 m, 90 m/sec, 7817158 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 96/316 10/32 DLCshifumi-PT-3a-CTLFireability-08 1770609 m, 14141 m/sec, 65791251 t fired, .
34 CTL EXCL 96/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 205237 m, 61 m/sec, 7829467 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 102/316 10/32 DLCshifumi-PT-3a-CTLFireability-08 1831055 m, 12089 m/sec, 68053951 t fired, .
34 CTL EXCL 102/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 219123 m, 2777 m/sec, 8355570 t fired, .
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 107/316 11/32 DLCshifumi-PT-3a-CTLFireability-08 1927471 m, 19283 m/sec, 71656450 t fired, .
34 CTL EXCL 107/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 254515 m, 7078 m/sec, 9720803 t fired, .
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-3a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-14: CTL false CTL model checker
DLCshifumi-PT-3a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-3a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-3a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 113/316 11/32 DLCshifumi-PT-3a-CTLFireability-08 1982572 m, 11020 m/sec, 73713058 t fired, .
34 CTL EXCL 113/287 2/5 DLCshifumi-PT-3a-CTLFireability-11 261892 m, 1475 m/sec, 10008774 t fired, .
Time elapsed: 549 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 375 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-3a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-3a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477400810"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-3a.tgz
mv DLCshifumi-PT-3a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;