fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814477300794
Last Updated
May 14, 2023

About the Execution of LoLA for DLCshifumi-PT-2a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16223.439 776837.00 810360.00 12960.10 ?????????????FT? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477300794.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCshifumi-PT-2a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477300794
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 724K
-rw-r--r-- 1 mcc users 6.1K Feb 26 08:04 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 08:04 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 07:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 07:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 08:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 168K Feb 26 08:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 26 08:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Feb 26 08:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 213K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678329794147

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCshifumi-PT-2a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCshifumi-PT-2a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DLCshifumi-PT-2a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678330570984

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 9 (type EXCL) for 6 DLCshifumi-PT-2a-CTLFireability-02
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-02
lola: result : false
lola: markings : 2
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 11 (type EXCL) for 6 DLCshifumi-PT-2a-CTLFireability-02
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 54 (type FNDP) for 43 DLCshifumi-PT-2a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 43 DLCshifumi-PT-2a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SRCH) for 43 DLCshifumi-PT-2a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 57 (type SRCH) for DLCshifumi-PT-2a-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: FINISHED task # 54 (type FNDP) for DLCshifumi-PT-2a-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 55 (type EQUN) for DLCshifumi-PT-2a-CTLFireability-13 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 55 (type EQUN) for DLCshifumi-PT-2a-CTLFireability-13
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/240 4/32 DLCshifumi-PT-2a-CTLFireability-02 725641 m, 145128 m/sec, 6594359 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/240 7/32 DLCshifumi-PT-2a-CTLFireability-02 1515744 m, 158020 m/sec, 13798776 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/240 10/32 DLCshifumi-PT-2a-CTLFireability-02 2302681 m, 157387 m/sec, 20972728 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/240 14/32 DLCshifumi-PT-2a-CTLFireability-02 3092015 m, 157866 m/sec, 28106936 t fired, .

Time elapsed: 20 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/240 17/32 DLCshifumi-PT-2a-CTLFireability-02 3889729 m, 159542 m/sec, 35280299 t fired, .

Time elapsed: 25 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/240 20/32 DLCshifumi-PT-2a-CTLFireability-02 4686127 m, 159279 m/sec, 42652223 t fired, .

Time elapsed: 30 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/240 24/32 DLCshifumi-PT-2a-CTLFireability-02 5464075 m, 155589 m/sec, 49916227 t fired, .

Time elapsed: 35 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/240 27/32 DLCshifumi-PT-2a-CTLFireability-02 6288476 m, 164880 m/sec, 57086480 t fired, .

Time elapsed: 40 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 45/240 30/32 DLCshifumi-PT-2a-CTLFireability-02 7102486 m, 162802 m/sec, 64280925 t fired, .

Time elapsed: 45 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DLCshifumi-PT-2a-CTLFireability-14
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-14
lola: result : true
lola: markings : 12
lola: fired transitions : 162
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DLCshifumi-PT-2a-CTLFireability-11
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/273 2/32 DLCshifumi-PT-2a-CTLFireability-11 281623 m, 56324 m/sec, 8445070 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/273 3/32 DLCshifumi-PT-2a-CTLFireability-11 544873 m, 52650 m/sec, 16691754 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/273 4/32 DLCshifumi-PT-2a-CTLFireability-11 797037 m, 50432 m/sec, 24826445 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/273 5/32 DLCshifumi-PT-2a-CTLFireability-11 1042518 m, 49096 m/sec, 32890313 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/273 6/32 DLCshifumi-PT-2a-CTLFireability-11 1281394 m, 47775 m/sec, 40925991 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/273 7/32 DLCshifumi-PT-2a-CTLFireability-11 1522796 m, 48280 m/sec, 49063464 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/273 8/32 DLCshifumi-PT-2a-CTLFireability-11 1767943 m, 49029 m/sec, 57399519 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/273 9/32 DLCshifumi-PT-2a-CTLFireability-11 2017415 m, 49894 m/sec, 65681084 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/273 10/32 DLCshifumi-PT-2a-CTLFireability-11 2265429 m, 49602 m/sec, 73875700 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/273 11/32 DLCshifumi-PT-2a-CTLFireability-11 2507506 m, 48415 m/sec, 81898543 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/273 12/32 DLCshifumi-PT-2a-CTLFireability-11 2742572 m, 47013 m/sec, 89745794 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 60/273 13/32 DLCshifumi-PT-2a-CTLFireability-11 2978685 m, 47222 m/sec, 97598768 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 65/273 14/32 DLCshifumi-PT-2a-CTLFireability-11 3217895 m, 47842 m/sec, 105492663 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 70/273 15/32 DLCshifumi-PT-2a-CTLFireability-11 3448892 m, 46199 m/sec, 113334810 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 75/273 16/32 DLCshifumi-PT-2a-CTLFireability-11 3676244 m, 45470 m/sec, 121124501 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 80/273 17/32 DLCshifumi-PT-2a-CTLFireability-11 3903709 m, 45493 m/sec, 128895888 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 85/273 18/32 DLCshifumi-PT-2a-CTLFireability-11 4128436 m, 44945 m/sec, 136614682 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 90/273 19/32 DLCshifumi-PT-2a-CTLFireability-11 4350882 m, 44489 m/sec, 144339461 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 95/273 20/32 DLCshifumi-PT-2a-CTLFireability-11 4573513 m, 44526 m/sec, 151977171 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 100/273 21/32 DLCshifumi-PT-2a-CTLFireability-11 4796038 m, 44505 m/sec, 159704237 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 105/273 22/32 DLCshifumi-PT-2a-CTLFireability-11 5016855 m, 44163 m/sec, 167446410 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 110/273 23/32 DLCshifumi-PT-2a-CTLFireability-11 5235598 m, 43748 m/sec, 175147389 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 115/273 23/32 DLCshifumi-PT-2a-CTLFireability-11 5456762 m, 44232 m/sec, 182854897 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 120/273 24/32 DLCshifumi-PT-2a-CTLFireability-11 5677063 m, 44060 m/sec, 190579645 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 125/273 25/32 DLCshifumi-PT-2a-CTLFireability-11 5899280 m, 44443 m/sec, 198362276 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 130/273 26/32 DLCshifumi-PT-2a-CTLFireability-11 6123877 m, 44919 m/sec, 206191013 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 135/273 27/32 DLCshifumi-PT-2a-CTLFireability-11 6346029 m, 44430 m/sec, 213885455 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 140/273 28/32 DLCshifumi-PT-2a-CTLFireability-11 6562461 m, 43286 m/sec, 221539935 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 145/273 29/32 DLCshifumi-PT-2a-CTLFireability-11 6782121 m, 43932 m/sec, 229210832 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 150/273 30/32 DLCshifumi-PT-2a-CTLFireability-11 6995820 m, 42739 m/sec, 236873315 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 155/273 31/32 DLCshifumi-PT-2a-CTLFireability-11 7209803 m, 42796 m/sec, 244523447 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 160/273 32/32 DLCshifumi-PT-2a-CTLFireability-11 7426767 m, 43392 m/sec, 252191391 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DLCshifumi-PT-2a-CTLFireability-10
lola: time limit : 282 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/282 1/32 DLCshifumi-PT-2a-CTLFireability-10 140654 m, 28130 m/sec, 4303248 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/282 2/32 DLCshifumi-PT-2a-CTLFireability-10 276147 m, 27098 m/sec, 8672907 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/282 2/32 DLCshifumi-PT-2a-CTLFireability-10 409075 m, 26585 m/sec, 12996458 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/282 3/32 DLCshifumi-PT-2a-CTLFireability-10 539301 m, 26045 m/sec, 17254343 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/282 3/32 DLCshifumi-PT-2a-CTLFireability-10 666498 m, 25439 m/sec, 21523302 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/282 4/32 DLCshifumi-PT-2a-CTLFireability-10 796020 m, 25904 m/sec, 25903968 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/282 4/32 DLCshifumi-PT-2a-CTLFireability-10 927237 m, 26243 m/sec, 30343490 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/282 5/32 DLCshifumi-PT-2a-CTLFireability-10 1053771 m, 25306 m/sec, 34647221 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/282 5/32 DLCshifumi-PT-2a-CTLFireability-10 1176571 m, 24560 m/sec, 38929125 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/282 6/32 DLCshifumi-PT-2a-CTLFireability-10 1303550 m, 25395 m/sec, 43299724 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/282 7/32 DLCshifumi-PT-2a-CTLFireability-10 1431670 m, 25624 m/sec, 47763132 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/282 7/32 DLCshifumi-PT-2a-CTLFireability-10 1557273 m, 25120 m/sec, 52145835 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/282 8/32 DLCshifumi-PT-2a-CTLFireability-10 1675573 m, 23660 m/sec, 56386783 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/282 8/32 DLCshifumi-PT-2a-CTLFireability-10 1795902 m, 24065 m/sec, 60562952 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/282 9/32 DLCshifumi-PT-2a-CTLFireability-10 1918334 m, 24486 m/sec, 64779311 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 80/282 9/32 DLCshifumi-PT-2a-CTLFireability-10 2040374 m, 24408 m/sec, 69011016 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 85/282 10/32 DLCshifumi-PT-2a-CTLFireability-10 2164689 m, 24863 m/sec, 73318711 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 90/282 10/32 DLCshifumi-PT-2a-CTLFireability-10 2286408 m, 24343 m/sec, 77498736 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 95/282 11/32 DLCshifumi-PT-2a-CTLFireability-10 2409103 m, 24539 m/sec, 81756612 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 100/282 11/32 DLCshifumi-PT-2a-CTLFireability-10 2536094 m, 25398 m/sec, 86099100 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 105/282 12/32 DLCshifumi-PT-2a-CTLFireability-10 2660015 m, 24784 m/sec, 90359569 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 110/282 12/32 DLCshifumi-PT-2a-CTLFireability-10 2784730 m, 24943 m/sec, 94730602 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 115/282 13/32 DLCshifumi-PT-2a-CTLFireability-10 2912533 m, 25560 m/sec, 99182642 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 120/282 13/32 DLCshifumi-PT-2a-CTLFireability-10 3042401 m, 25973 m/sec, 103624775 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 125/282 14/32 DLCshifumi-PT-2a-CTLFireability-10 3174957 m, 26511 m/sec, 108187076 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 130/282 14/32 DLCshifumi-PT-2a-CTLFireability-10 3305785 m, 26165 m/sec, 112698120 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 135/282 15/32 DLCshifumi-PT-2a-CTLFireability-10 3434993 m, 25841 m/sec, 117276113 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 140/282 16/32 DLCshifumi-PT-2a-CTLFireability-10 3565005 m, 26002 m/sec, 121842176 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 145/282 16/32 DLCshifumi-PT-2a-CTLFireability-10 3690987 m, 25196 m/sec, 126352653 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 150/282 17/32 DLCshifumi-PT-2a-CTLFireability-10 3817495 m, 25301 m/sec, 130789759 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 155/282 17/32 DLCshifumi-PT-2a-CTLFireability-10 3943283 m, 25157 m/sec, 135329786 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 160/282 18/32 DLCshifumi-PT-2a-CTLFireability-10 4074180 m, 26179 m/sec, 139898154 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 165/282 18/32 DLCshifumi-PT-2a-CTLFireability-10 4200726 m, 25309 m/sec, 144429430 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 170/282 19/32 DLCshifumi-PT-2a-CTLFireability-10 4328427 m, 25540 m/sec, 149022903 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 175/282 19/32 DLCshifumi-PT-2a-CTLFireability-10 4456193 m, 25553 m/sec, 153609430 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 180/282 20/32 DLCshifumi-PT-2a-CTLFireability-10 4576206 m, 24002 m/sec, 157859935 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 185/282 20/32 DLCshifumi-PT-2a-CTLFireability-10 4695312 m, 23821 m/sec, 162085829 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 190/282 21/32 DLCshifumi-PT-2a-CTLFireability-10 4813358 m, 23609 m/sec, 166318370 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 195/282 21/32 DLCshifumi-PT-2a-CTLFireability-10 4934139 m, 24156 m/sec, 170648936 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 200/282 22/32 DLCshifumi-PT-2a-CTLFireability-10 5048544 m, 22881 m/sec, 174854403 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 205/282 22/32 DLCshifumi-PT-2a-CTLFireability-10 5170346 m, 24360 m/sec, 179239331 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 210/282 23/32 DLCshifumi-PT-2a-CTLFireability-10 5289089 m, 23748 m/sec, 183538954 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 215/282 23/32 DLCshifumi-PT-2a-CTLFireability-10 5409136 m, 24009 m/sec, 187879457 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 220/282 24/32 DLCshifumi-PT-2a-CTLFireability-10 5525153 m, 23203 m/sec, 192045124 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 225/282 24/32 DLCshifumi-PT-2a-CTLFireability-10 5648394 m, 24648 m/sec, 196426003 t fired, .

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 230/282 25/32 DLCshifumi-PT-2a-CTLFireability-10 5766823 m, 23685 m/sec, 200783778 t fired, .

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 235/282 25/32 DLCshifumi-PT-2a-CTLFireability-10 5886473 m, 23930 m/sec, 205106727 t fired, .

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 240/282 26/32 DLCshifumi-PT-2a-CTLFireability-10 6006341 m, 23973 m/sec, 209412408 t fired, .

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 245/282 26/32 DLCshifumi-PT-2a-CTLFireability-10 6127170 m, 24165 m/sec, 213708201 t fired, .

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 250/282 27/32 DLCshifumi-PT-2a-CTLFireability-10 6240260 m, 22618 m/sec, 217867578 t fired, .

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 255/282 27/32 DLCshifumi-PT-2a-CTLFireability-10 6357539 m, 23455 m/sec, 222095308 t fired, .

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 260/282 28/32 DLCshifumi-PT-2a-CTLFireability-10 6478204 m, 24133 m/sec, 226417574 t fired, .

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 265/282 28/32 DLCshifumi-PT-2a-CTLFireability-10 6596284 m, 23616 m/sec, 230662519 t fired, .

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 270/282 29/32 DLCshifumi-PT-2a-CTLFireability-10 6712819 m, 23307 m/sec, 234936408 t fired, .

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 275/282 29/32 DLCshifumi-PT-2a-CTLFireability-10 6830894 m, 23615 m/sec, 239221979 t fired, .

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 280/282 30/32 DLCshifumi-PT-2a-CTLFireability-10 6949263 m, 23673 m/sec, 243508627 t fired, .

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 DLCshifumi-PT-2a-CTLFireability-09
lola: time limit : 281 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 35 (type EXCL) for 34 DLCshifumi-PT-2a-CTLFireability-10
lola: time limit : 3100 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/281 2/32 DLCshifumi-PT-2a-CTLFireability-09 419526 m, 83905 m/sec, 6611069 t fired, .
35 CTL EXCL 5/3100 1/5 DLCshifumi-PT-2a-CTLFireability-10 139947 m, -1361863 m/sec, 4283663 t fired, .

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/281 4/32 DLCshifumi-PT-2a-CTLFireability-09 832133 m, 82521 m/sec, 13354250 t fired, .
35 CTL EXCL 10/258 2/5 DLCshifumi-PT-2a-CTLFireability-10 275062 m, 27023 m/sec, 8638249 t fired, .

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/281 6/32 DLCshifumi-PT-2a-CTLFireability-09 1226248 m, 78823 m/sec, 19962535 t fired, .
35 CTL EXCL 15/258 2/5 DLCshifumi-PT-2a-CTLFireability-10 406461 m, 26279 m/sec, 12909845 t fired, .

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/281 7/32 DLCshifumi-PT-2a-CTLFireability-09 1616703 m, 78091 m/sec, 26473210 t fired, .
35 CTL EXCL 20/258 3/5 DLCshifumi-PT-2a-CTLFireability-10 535644 m, 25836 m/sec, 17134044 t fired, .

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/281 9/32 DLCshifumi-PT-2a-CTLFireability-09 2005323 m, 77724 m/sec, 33018257 t fired, .
35 CTL EXCL 25/258 3/5 DLCshifumi-PT-2a-CTLFireability-10 662010 m, 25273 m/sec, 21373347 t fired, .

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/281 11/32 DLCshifumi-PT-2a-CTLFireability-09 2390828 m, 77101 m/sec, 39761644 t fired, .
35 CTL EXCL 30/258 4/5 DLCshifumi-PT-2a-CTLFireability-10 785301 m, 24658 m/sec, 25524169 t fired, .

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/281 12/32 DLCshifumi-PT-2a-CTLFireability-09 2790114 m, 79857 m/sec, 46527156 t fired, .
35 CTL EXCL 35/258 4/5 DLCshifumi-PT-2a-CTLFireability-10 907285 m, 24396 m/sec, 29682817 t fired, .

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/281 14/32 DLCshifumi-PT-2a-CTLFireability-09 3165949 m, 75167 m/sec, 53027884 t fired, .
35 CTL EXCL 40/258 5/5 DLCshifumi-PT-2a-CTLFireability-10 1032818 m, 25106 m/sec, 33935250 t fired, .

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/281 15/32 DLCshifumi-PT-2a-CTLFireability-09 3537009 m, 74212 m/sec, 59511821 t fired, .
35 CTL EXCL 45/258 5/5 DLCshifumi-PT-2a-CTLFireability-10 1157908 m, 25018 m/sec, 38240097 t fired, .

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/281 17/32 DLCshifumi-PT-2a-CTLFireability-09 3928537 m, 78305 m/sec, 66245974 t fired, .

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/281 19/32 DLCshifumi-PT-2a-CTLFireability-09 4307355 m, 75763 m/sec, 72960785 t fired, .

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/281 20/32 DLCshifumi-PT-2a-CTLFireability-09 4674035 m, 73336 m/sec, 79428665 t fired, .

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/281 22/32 DLCshifumi-PT-2a-CTLFireability-09 5037261 m, 72645 m/sec, 85911094 t fired, .

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/281 23/32 DLCshifumi-PT-2a-CTLFireability-09 5402683 m, 73084 m/sec, 92338187 t fired, .

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/281 25/32 DLCshifumi-PT-2a-CTLFireability-09 5768682 m, 73199 m/sec, 98769713 t fired, .

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/281 26/32 DLCshifumi-PT-2a-CTLFireability-09 6131450 m, 72553 m/sec, 105235270 t fired, .

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/281 28/32 DLCshifumi-PT-2a-CTLFireability-09 6494171 m, 72544 m/sec, 111718730 t fired, .

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 90/281 29/32 DLCshifumi-PT-2a-CTLFireability-09 6837043 m, 68574 m/sec, 118161562 t fired, .

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 95/281 31/32 DLCshifumi-PT-2a-CTLFireability-09 7192581 m, 71107 m/sec, 124526562 t fired, .

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 100/281 32/32 DLCshifumi-PT-2a-CTLFireability-09 7555790 m, 72641 m/sec, 130992940 t fired, .

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 DLCshifumi-PT-2a-CTLFireability-08
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/299 2/32 DLCshifumi-PT-2a-CTLFireability-08 260228 m, 52045 m/sec, 7834366 t fired, .

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/299 3/32 DLCshifumi-PT-2a-CTLFireability-08 496042 m, 47162 m/sec, 15319435 t fired, .

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/299 4/32 DLCshifumi-PT-2a-CTLFireability-08 728263 m, 46444 m/sec, 22773621 t fired, .

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/299 5/32 DLCshifumi-PT-2a-CTLFireability-08 953332 m, 45013 m/sec, 30184390 t fired, .

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/299 5/32 DLCshifumi-PT-2a-CTLFireability-08 1173831 m, 44099 m/sec, 37557420 t fired, .

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/299 6/32 DLCshifumi-PT-2a-CTLFireability-08 1387268 m, 42687 m/sec, 44684628 t fired, .

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/299 7/32 DLCshifumi-PT-2a-CTLFireability-08 1587092 m, 39964 m/sec, 51446481 t fired, .

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/299 8/32 DLCshifumi-PT-2a-CTLFireability-08 1779580 m, 38497 m/sec, 57916962 t fired, .

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/299 9/32 DLCshifumi-PT-2a-CTLFireability-08 1990169 m, 42117 m/sec, 64790996 t fired, .

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/299 10/32 DLCshifumi-PT-2a-CTLFireability-08 2168023 m, 35570 m/sec, 70842263 t fired, .

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/299 10/32 DLCshifumi-PT-2a-CTLFireability-08 2319598 m, 30315 m/sec, 76089297 t fired, .

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/299 11/32 DLCshifumi-PT-2a-CTLFireability-08 2465049 m, 29090 m/sec, 81115558 t fired, .

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/299 12/32 DLCshifumi-PT-2a-CTLFireability-08 2618173 m, 30624 m/sec, 86254254 t fired, .

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/299 12/32 DLCshifumi-PT-2a-CTLFireability-08 2816857 m, 39736 m/sec, 92995105 t fired, .

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/299 13/32 DLCshifumi-PT-2a-CTLFireability-08 2989239 m, 34476 m/sec, 98813945 t fired, .

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/299 14/32 DLCshifumi-PT-2a-CTLFireability-08 3138505 m, 29853 m/sec, 103926074 t fired, .

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 85/299 14/32 DLCshifumi-PT-2a-CTLFireability-08 3304505 m, 33200 m/sec, 109480137 t fired, .

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 90/299 15/32 DLCshifumi-PT-2a-CTLFireability-08 3479918 m, 35082 m/sec, 115239861 t fired, .

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 95/299 16/32 DLCshifumi-PT-2a-CTLFireability-08 3646257 m, 33267 m/sec, 120980006 t fired, .

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 100/299 17/32 DLCshifumi-PT-2a-CTLFireability-08 3812319 m, 33212 m/sec, 126630606 t fired, .

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 105/299 17/32 DLCshifumi-PT-2a-CTLFireability-08 4003448 m, 38225 m/sec, 133216239 t fired, .

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 110/299 18/32 DLCshifumi-PT-2a-CTLFireability-08 4180297 m, 35369 m/sec, 139342502 t fired, .

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 115/299 19/32 DLCshifumi-PT-2a-CTLFireability-08 4326982 m, 29337 m/sec, 144411734 t fired, .

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 120/299 19/32 DLCshifumi-PT-2a-CTLFireability-08 4502731 m, 35149 m/sec, 150356488 t fired, .

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 125/299 20/32 DLCshifumi-PT-2a-CTLFireability-08 4663720 m, 32197 m/sec, 155914492 t fired, .

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 130/299 21/32 DLCshifumi-PT-2a-CTLFireability-08 4837232 m, 34702 m/sec, 161866411 t fired, .

Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 135/299 22/32 DLCshifumi-PT-2a-CTLFireability-08 5020087 m, 36571 m/sec, 168077190 t fired, .

Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 140/299 22/32 DLCshifumi-PT-2a-CTLFireability-08 5161076 m, 28197 m/sec, 173004936 t fired, .

Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 145/299 23/32 DLCshifumi-PT-2a-CTLFireability-08 5316822 m, 31149 m/sec, 178443022 t fired, .

Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 150/299 23/32 DLCshifumi-PT-2a-CTLFireability-08 5459302 m, 28496 m/sec, 183365673 t fired, .

Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 158/299 24/32 DLCshifumi-PT-2a-CTLFireability-08 5558337 m, 19807 m/sec, 186857898 t fired, .

Time elapsed: 764 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-13: AG false findpath
DLCshifumi-PT-2a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: DISJ 0 0 0 0 3 0 1 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 170/299 24/32 DLCshifumi-PT-2a-CTLFireability-08 5561743 m, 681 m/sec, 186977402 t fired, .

Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 371 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-2a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-2a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477300794"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-2a.tgz
mv DLCshifumi-PT-2a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;