About the Execution of LoLA for DLCround-PT-11b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16225.628 | 507941.00 | 523062.00 | 13300.40 | F?TTTT??F?????F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477300754.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-11b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477300754
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.1M
-rw-r--r-- 1 mcc users 6.2K Feb 25 18:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 25 18:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 18:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 18:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 18:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 158K Feb 25 18:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 18:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 18:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.7M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-11b-CTLFireability-00
FORMULA_NAME DLCround-PT-11b-CTLFireability-01
FORMULA_NAME DLCround-PT-11b-CTLFireability-02
FORMULA_NAME DLCround-PT-11b-CTLFireability-03
FORMULA_NAME DLCround-PT-11b-CTLFireability-04
FORMULA_NAME DLCround-PT-11b-CTLFireability-05
FORMULA_NAME DLCround-PT-11b-CTLFireability-06
FORMULA_NAME DLCround-PT-11b-CTLFireability-07
FORMULA_NAME DLCround-PT-11b-CTLFireability-08
FORMULA_NAME DLCround-PT-11b-CTLFireability-09
FORMULA_NAME DLCround-PT-11b-CTLFireability-10
FORMULA_NAME DLCround-PT-11b-CTLFireability-11
FORMULA_NAME DLCround-PT-11b-CTLFireability-12
FORMULA_NAME DLCround-PT-11b-CTLFireability-13
FORMULA_NAME DLCround-PT-11b-CTLFireability-14
FORMULA_NAME DLCround-PT-11b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678324548101
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-11b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-11b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-11b-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11b-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678325056042
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-02: EF 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-04: EF 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 0 0 0 3 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 17 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-02: EF 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-04: EF 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 0 0 0 5 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 22 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 70 (type EXCL) for 6 DLCround-PT-11b-CTLFireability-02
lola: time limit : 162 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 68 (type FNDP) for 6 DLCround-PT-11b-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 6 DLCround-PT-11b-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SRCH) for 6 DLCround-PT-11b-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 71 (type SRCH) for DLCround-PT-11b-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type FNDP) for 12 DLCround-PT-11b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 70 (type EXCL) for DLCround-PT-11b-CTLFireability-02
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for DLCround-PT-11b-CTLFireability-02 (obsolete)
lola: CANCELED task # 69 (type EQUN) for DLCround-PT-11b-CTLFireability-02 (obsolete)
lola: LAUNCH task # 74 (type EXCL) for 12 DLCround-PT-11b-CTLFireability-04
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 73 (type EQUN) for 12 DLCround-PT-11b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 12 DLCround-PT-11b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type FNDP) for DLCround-PT-11b-CTLFireability-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 74 (type EXCL) for DLCround-PT-11b-CTLFireability-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 72 (type FNDP) for DLCround-PT-11b-CTLFireability-04 (obsolete)
lola: CANCELED task # 73 (type EQUN) for DLCround-PT-11b-CTLFireability-04 (obsolete)
lola: CANCELED task # 75 (type SRCH) for DLCround-PT-11b-CTLFireability-04 (obsolete)
lola: LAUNCH task # 76 (type EXCL) for 42 DLCround-PT-11b-CTLFireability-14
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type SRCH) for DLCround-PT-11b-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 72 (type FNDP) for DLCround-PT-11b-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 76 (type EXCL) for DLCround-PT-11b-CTLFireability-14
lola: result : true
lola: markings : 230
lola: fired transitions : 230
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 42 DLCround-PT-11b-CTLFireability-14
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for DLCround-PT-11b-CTLFireability-14
lola: result : true
lola: markings : 15
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-11b-CTLFireability-06
lola: time limit : 238 sec
lola: memory limit: 32 pages
sara: sara: try reading problem file /home/mcc/execution/CTLFireability-73.sara.try reading problem file /home/mcc/execution/CTLFireability-69.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 73 (type EQUN) for DLCround-PT-11b-CTLFireability-04
lola: result : true
lola: FINISHED task # 69 (type EQUN) for DLCround-PT-11b-CTLFireability-02
lola: result : true
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 2.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 0 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 3/255 1/32 DLCround-PT-11b-CTLFireability-06 39943 m, 7988 m/sec, 258340 t fired, .
Time elapsed: 27 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 8/255 2/32 DLCround-PT-11b-CTLFireability-06 208930 m, 33797 m/sec, 1390597 t fired, .
Time elapsed: 32 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 13/255 3/32 DLCround-PT-11b-CTLFireability-06 442590 m, 46732 m/sec, 3004602 t fired, .
Time elapsed: 37 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 18/255 5/32 DLCround-PT-11b-CTLFireability-06 664665 m, 44415 m/sec, 4574328 t fired, .
Time elapsed: 42 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 23/255 6/32 DLCround-PT-11b-CTLFireability-06 891938 m, 45454 m/sec, 6181806 t fired, .
Time elapsed: 47 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 28/255 7/32 DLCround-PT-11b-CTLFireability-06 1115965 m, 44805 m/sec, 7781464 t fired, .
Time elapsed: 52 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 33/255 8/32 DLCround-PT-11b-CTLFireability-06 1338149 m, 44436 m/sec, 9374080 t fired, .
Time elapsed: 57 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 38/255 10/32 DLCround-PT-11b-CTLFireability-06 1559641 m, 44298 m/sec, 10967800 t fired, .
Time elapsed: 62 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 43/255 11/32 DLCround-PT-11b-CTLFireability-06 1778479 m, 43767 m/sec, 12569538 t fired, .
Time elapsed: 67 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 48/255 13/32 DLCround-PT-11b-CTLFireability-06 2015723 m, 47448 m/sec, 14203655 t fired, .
Time elapsed: 72 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 53/255 14/32 DLCround-PT-11b-CTLFireability-06 2249961 m, 46847 m/sec, 15829560 t fired, .
Time elapsed: 77 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 58/255 15/32 DLCround-PT-11b-CTLFireability-06 2479593 m, 45926 m/sec, 17449474 t fired, .
Time elapsed: 82 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 63/255 17/32 DLCround-PT-11b-CTLFireability-06 2684576 m, 40996 m/sec, 18909855 t fired, .
Time elapsed: 87 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 68/255 18/32 DLCround-PT-11b-CTLFireability-06 2897203 m, 42525 m/sec, 20426994 t fired, .
Time elapsed: 92 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 73/255 19/32 DLCround-PT-11b-CTLFireability-06 3114219 m, 43403 m/sec, 21986467 t fired, .
Time elapsed: 97 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 78/255 20/32 DLCround-PT-11b-CTLFireability-06 3329426 m, 43041 m/sec, 23557474 t fired, .
Time elapsed: 102 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 83/255 22/32 DLCround-PT-11b-CTLFireability-06 3543004 m, 42715 m/sec, 25112013 t fired, .
Time elapsed: 107 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 88/255 23/32 DLCround-PT-11b-CTLFireability-06 3748911 m, 41181 m/sec, 26611508 t fired, .
Time elapsed: 112 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 93/255 24/32 DLCround-PT-11b-CTLFireability-06 3962308 m, 42679 m/sec, 28149519 t fired, .
Time elapsed: 117 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 98/255 25/32 DLCround-PT-11b-CTLFireability-06 4173928 m, 42324 m/sec, 29706810 t fired, .
Time elapsed: 122 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 103/255 26/32 DLCround-PT-11b-CTLFireability-06 4387482 m, 42710 m/sec, 31277279 t fired, .
Time elapsed: 127 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 108/255 28/32 DLCround-PT-11b-CTLFireability-06 4592306 m, 40964 m/sec, 32819203 t fired, .
Time elapsed: 132 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 113/255 29/32 DLCround-PT-11b-CTLFireability-06 4804727 m, 42484 m/sec, 34351429 t fired, .
Time elapsed: 137 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 118/255 30/32 DLCround-PT-11b-CTLFireability-06 5013478 m, 41750 m/sec, 35890063 t fired, .
Time elapsed: 142 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 123/255 31/32 DLCround-PT-11b-CTLFireability-06 5234545 m, 44213 m/sec, 37477845 t fired, .
Time elapsed: 147 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for DLCround-PT-11b-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 DLCround-PT-11b-CTLFireability-15
lola: time limit : 265 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 5/265 4/32 DLCround-PT-11b-CTLFireability-15 207489 m, 41497 m/sec, 233813 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 10/265 8/32 DLCround-PT-11b-CTLFireability-15 413633 m, 41228 m/sec, 461052 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 15/265 12/32 DLCround-PT-11b-CTLFireability-15 616525 m, 40578 m/sec, 685232 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 20/265 15/32 DLCround-PT-11b-CTLFireability-15 826281 m, 41951 m/sec, 916484 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 25/265 18/32 DLCround-PT-11b-CTLFireability-15 1037539 m, 42251 m/sec, 1146430 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 30/265 21/32 DLCround-PT-11b-CTLFireability-15 1248034 m, 42099 m/sec, 1375676 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 35/265 24/32 DLCround-PT-11b-CTLFireability-15 1458794 m, 42152 m/sec, 1604110 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 40/265 26/32 DLCround-PT-11b-CTLFireability-15 1669672 m, 42175 m/sec, 1835530 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 45/265 28/32 DLCround-PT-11b-CTLFireability-15 1880181 m, 42101 m/sec, 2067157 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 50/265 31/32 DLCround-PT-11b-CTLFireability-15 2090802 m, 42124 m/sec, 2298832 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 66 (type EXCL) for DLCround-PT-11b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-14: CONJ 0 1 0 0 11 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 42 DLCround-PT-11b-CTLFireability-14
lola: time limit : 282 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DLCround-PT-11b-CTLFireability-14
lola: result : false
lola: markings : 1281
lola: fired transitions : 1281
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-11b-CTLFireability-11
lola: time limit : 308 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/308 3/32 DLCround-PT-11b-CTLFireability-11 120786 m, 24157 m/sec, 377601 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/308 5/32 DLCround-PT-11b-CTLFireability-11 243964 m, 24635 m/sec, 763289 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/308 7/32 DLCround-PT-11b-CTLFireability-11 366415 m, 24490 m/sec, 1143137 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/308 9/32 DLCround-PT-11b-CTLFireability-11 489001 m, 24517 m/sec, 1521207 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/308 11/32 DLCround-PT-11b-CTLFireability-11 610258 m, 24251 m/sec, 1899039 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/308 14/32 DLCround-PT-11b-CTLFireability-11 731975 m, 24343 m/sec, 2275496 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/308 16/32 DLCround-PT-11b-CTLFireability-11 852762 m, 24157 m/sec, 2651284 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/308 17/32 DLCround-PT-11b-CTLFireability-11 972107 m, 23869 m/sec, 3019659 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/308 19/32 DLCround-PT-11b-CTLFireability-11 1092815 m, 24141 m/sec, 3392042 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/308 21/32 DLCround-PT-11b-CTLFireability-11 1213370 m, 24111 m/sec, 3764183 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/308 22/32 DLCround-PT-11b-CTLFireability-11 1333293 m, 23984 m/sec, 4134678 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/308 24/32 DLCround-PT-11b-CTLFireability-11 1452115 m, 23764 m/sec, 4500842 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/308 25/32 DLCround-PT-11b-CTLFireability-11 1572022 m, 23981 m/sec, 4870731 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/308 26/32 DLCround-PT-11b-CTLFireability-11 1694767 m, 24549 m/sec, 5253524 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/308 28/32 DLCround-PT-11b-CTLFireability-11 1820277 m, 25102 m/sec, 5641579 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/308 29/32 DLCround-PT-11b-CTLFireability-11 1945246 m, 24993 m/sec, 6030253 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/308 31/32 DLCround-PT-11b-CTLFireability-11 2072044 m, 25359 m/sec, 6422131 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 90/308 32/32 DLCround-PT-11b-CTLFireability-11 2198633 m, 25317 m/sec, 6814266 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-11b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-11b-CTLFireability-09
lola: time limit : 329 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/329 4/32 DLCround-PT-11b-CTLFireability-09 195122 m, 39024 m/sec, 415533 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/329 8/32 DLCround-PT-11b-CTLFireability-09 396137 m, 40203 m/sec, 838833 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/329 11/32 DLCround-PT-11b-CTLFireability-09 594298 m, 39632 m/sec, 1255379 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/329 15/32 DLCround-PT-11b-CTLFireability-09 791844 m, 39509 m/sec, 1670464 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/329 18/32 DLCround-PT-11b-CTLFireability-09 980737 m, 37778 m/sec, 2065917 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/329 20/32 DLCround-PT-11b-CTLFireability-09 1168943 m, 37641 m/sec, 2458329 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/329 23/32 DLCround-PT-11b-CTLFireability-09 1357138 m, 37639 m/sec, 2851655 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/329 25/32 DLCround-PT-11b-CTLFireability-09 1552012 m, 38974 m/sec, 3257394 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/329 27/32 DLCround-PT-11b-CTLFireability-09 1744809 m, 38559 m/sec, 3664496 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/329 29/32 DLCround-PT-11b-CTLFireability-09 1938324 m, 38703 m/sec, 4070876 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/329 31/32 DLCround-PT-11b-CTLFireability-09 2135099 m, 39355 m/sec, 4482593 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for DLCround-PT-11b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-11b-CTLFireability-08
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCround-PT-11b-CTLFireability-08
lola: result : false
lola: markings : 1372
lola: fired transitions : 2745
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-11b-CTLFireability-07
lola: time limit : 404 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/404 5/32 DLCround-PT-11b-CTLFireability-07 364979 m, 72995 m/sec, 415102 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/404 9/32 DLCround-PT-11b-CTLFireability-07 731684 m, 73341 m/sec, 835919 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/404 14/32 DLCround-PT-11b-CTLFireability-07 1099452 m, 73553 m/sec, 1254669 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/404 18/32 DLCround-PT-11b-CTLFireability-07 1467504 m, 73610 m/sec, 1674655 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/404 22/32 DLCround-PT-11b-CTLFireability-07 1834722 m, 73443 m/sec, 2093106 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/404 27/32 DLCround-PT-11b-CTLFireability-07 2200068 m, 73069 m/sec, 2509437 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/404 31/32 DLCround-PT-11b-CTLFireability-07 2567848 m, 73556 m/sec, 2928022 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for DLCround-PT-11b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-11b-CTLFireability-03
lola: time limit : 456 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCround-PT-11b-CTLFireability-03
lola: result : true
lola: markings : 1143
lola: fired transitions : 1144
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-11b-CTLFireability-01
lola: time limit : 533 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/533 9/32 DLCround-PT-11b-CTLFireability-01 388866 m, 77773 m/sec, 391789 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/533 15/32 DLCround-PT-11b-CTLFireability-01 809823 m, 84191 m/sec, 824262 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/533 22/32 DLCround-PT-11b-CTLFireability-01 1269561 m, 91947 m/sec, 1295805 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/533 28/32 DLCround-PT-11b-CTLFireability-01 1733473 m, 92782 m/sec, 1773354 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DLCround-PT-11b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-11b-CTLFireability-00
lola: time limit : 634 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-11b-CTLFireability-00
lola: result : false
lola: markings : 57
lola: fired transitions : 226
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-11b-CTLFireability-05
lola: time limit : 793 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCround-PT-11b-CTLFireability-05
lola: result : true
lola: markings : 15
lola: fired transitions : 60
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-11b-CTLFireability-12
lola: time limit : 1057 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/1057 3/32 DLCround-PT-11b-CTLFireability-12 395909 m, 79181 m/sec, 1489863 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/1057 5/32 DLCround-PT-11b-CTLFireability-12 758942 m, 72606 m/sec, 2968708 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/1057 7/32 DLCround-PT-11b-CTLFireability-12 1114673 m, 71146 m/sec, 4427364 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/1057 9/32 DLCround-PT-11b-CTLFireability-12 1371391 m, 51343 m/sec, 5494062 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/1057 10/32 DLCround-PT-11b-CTLFireability-12 1638469 m, 53415 m/sec, 6627988 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 31/1057 11/32 DLCround-PT-11b-CTLFireability-12 1793095 m, 30925 m/sec, 7295605 t fired, .
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 38/1057 13/32 DLCround-PT-11b-CTLFireability-12 2110865 m, 63554 m/sec, 8525416 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 43/1057 15/32 DLCround-PT-11b-CTLFireability-12 2368662 m, 51559 m/sec, 9552149 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 48/1057 16/32 DLCround-PT-11b-CTLFireability-12 2601415 m, 46550 m/sec, 10515411 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 54/1057 18/32 DLCround-PT-11b-CTLFireability-12 2870929 m, 53902 m/sec, 11630725 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 59/1057 19/32 DLCround-PT-11b-CTLFireability-12 3083418 m, 42497 m/sec, 12511761 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 64/1057 20/32 DLCround-PT-11b-CTLFireability-12 3284062 m, 40128 m/sec, 13373999 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 69/1057 21/32 DLCround-PT-11b-CTLFireability-12 3524157 m, 48019 m/sec, 14399451 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 74/1057 23/32 DLCround-PT-11b-CTLFireability-12 3804097 m, 55988 m/sec, 15597392 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-02: EF true state space
DLCround-PT-11b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-04: EF true state space
DLCround-PT-11b-CTLFireability-05: CTL true CTL model checker
DLCround-PT-11b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-11b-CTLFireability-14: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 79/1057 24/32 DLCround-PT-11b-CTLFireability-12 3962122 m, 31605 m/sec, 16261949 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 374 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-11b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-11b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477300754"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-11b.tgz
mv DLCround-PT-11b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;