About the Execution of LoLA for DLCround-PT-11a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16219.260 | 604891.00 | 609238.00 | 13384.10 | ???T?????T???TT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477300746.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-11a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477300746
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 7.7K Feb 25 20:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 20:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 19:30 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 19:30 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 21:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 123K Feb 25 21:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 20:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 25 20:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 762K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-11a-CTLFireability-00
FORMULA_NAME DLCround-PT-11a-CTLFireability-01
FORMULA_NAME DLCround-PT-11a-CTLFireability-02
FORMULA_NAME DLCround-PT-11a-CTLFireability-03
FORMULA_NAME DLCround-PT-11a-CTLFireability-04
FORMULA_NAME DLCround-PT-11a-CTLFireability-05
FORMULA_NAME DLCround-PT-11a-CTLFireability-06
FORMULA_NAME DLCround-PT-11a-CTLFireability-07
FORMULA_NAME DLCround-PT-11a-CTLFireability-08
FORMULA_NAME DLCround-PT-11a-CTLFireability-09
FORMULA_NAME DLCround-PT-11a-CTLFireability-10
FORMULA_NAME DLCround-PT-11a-CTLFireability-11
FORMULA_NAME DLCround-PT-11a-CTLFireability-12
FORMULA_NAME DLCround-PT-11a-CTLFireability-13
FORMULA_NAME DLCround-PT-11a-CTLFireability-14
FORMULA_NAME DLCround-PT-11a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678323934000
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-11a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-11a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-11a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-11a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678324538891
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 76 (type SKEL/SRCH) for 23 DLCround-PT-11a-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/SRCH) for DLCround-PT-11a-CTLFireability-05
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 18 (type CNST) for 17 DLCround-PT-11a-CTLFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 18 (type CNST) for DLCround-PT-11a-CTLFireability-03
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 12 (type EXCL) for 3 DLCround-PT-11a-CTLFireability-01
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:737
lola: rewrite Frontend/Parser/formula_rewrite.k:693
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 78 (type SKEL/SRCH) for 67 DLCround-PT-11a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 78 (type SKEL/SRCH) for DLCround-PT-11a-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:737
lola: rewrite Frontend/Parser/formula_rewrite.k:693
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 4/171 1/32 DLCround-PT-11a-CTLFireability-01 85930 m, 17186 m/sec, 7427080 t fired, .
Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 9/171 1/32 DLCround-PT-11a-CTLFireability-01 222488 m, 27311 m/sec, 16970210 t fired, .
Time elapsed: 10 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 14/171 2/32 DLCround-PT-11a-CTLFireability-01 359668 m, 27436 m/sec, 26336517 t fired, .
Time elapsed: 15 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 19/171 3/32 DLCround-PT-11a-CTLFireability-01 493209 m, 26708 m/sec, 35739880 t fired, .
Time elapsed: 20 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 24/171 3/32 DLCround-PT-11a-CTLFireability-01 626803 m, 26718 m/sec, 45050132 t fired, .
Time elapsed: 25 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 29/171 4/32 DLCround-PT-11a-CTLFireability-01 761611 m, 26961 m/sec, 54356424 t fired, .
Time elapsed: 30 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 34/171 4/32 DLCround-PT-11a-CTLFireability-01 875223 m, 22722 m/sec, 63781125 t fired, .
Time elapsed: 35 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 39/171 5/32 DLCround-PT-11a-CTLFireability-01 1006766 m, 26308 m/sec, 72895756 t fired, .
Time elapsed: 40 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 44/171 5/32 DLCround-PT-11a-CTLFireability-01 1137147 m, 26076 m/sec, 81840767 t fired, .
Time elapsed: 45 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 49/171 6/32 DLCround-PT-11a-CTLFireability-01 1267491 m, 26068 m/sec, 90872993 t fired, .
Time elapsed: 50 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 54/171 6/32 DLCround-PT-11a-CTLFireability-01 1394961 m, 25494 m/sec, 99779501 t fired, .
Time elapsed: 55 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 59/171 7/32 DLCround-PT-11a-CTLFireability-01 1532299 m, 27467 m/sec, 109304564 t fired, .
Time elapsed: 60 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 64/171 7/32 DLCround-PT-11a-CTLFireability-01 1663867 m, 26313 m/sec, 118753786 t fired, .
Time elapsed: 65 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 69/171 8/32 DLCround-PT-11a-CTLFireability-01 1791142 m, 25455 m/sec, 128294169 t fired, .
Time elapsed: 70 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 74/171 8/32 DLCround-PT-11a-CTLFireability-01 1908788 m, 23529 m/sec, 138539908 t fired, .
Time elapsed: 75 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 79/171 9/32 DLCround-PT-11a-CTLFireability-01 2061481 m, 30538 m/sec, 148772395 t fired, .
Time elapsed: 80 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 84/171 10/32 DLCround-PT-11a-CTLFireability-01 2204865 m, 28676 m/sec, 158950915 t fired, .
Time elapsed: 85 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 89/171 10/32 DLCround-PT-11a-CTLFireability-01 2346994 m, 28425 m/sec, 168946322 t fired, .
Time elapsed: 90 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 94/171 11/32 DLCround-PT-11a-CTLFireability-01 2486937 m, 27988 m/sec, 178678028 t fired, .
Time elapsed: 95 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 99/171 11/32 DLCround-PT-11a-CTLFireability-01 2620948 m, 26802 m/sec, 188008742 t fired, .
Time elapsed: 100 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 104/171 12/32 DLCround-PT-11a-CTLFireability-01 2760733 m, 27957 m/sec, 197502074 t fired, .
Time elapsed: 105 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 109/171 12/32 DLCround-PT-11a-CTLFireability-01 2894977 m, 26848 m/sec, 206823888 t fired, .
Time elapsed: 110 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 114/171 13/32 DLCround-PT-11a-CTLFireability-01 3033512 m, 27707 m/sec, 216222720 t fired, .
Time elapsed: 115 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 119/171 14/32 DLCround-PT-11a-CTLFireability-01 3168077 m, 26913 m/sec, 225536670 t fired, .
Time elapsed: 120 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 124/171 14/32 DLCround-PT-11a-CTLFireability-01 3300596 m, 26503 m/sec, 234813328 t fired, .
Time elapsed: 125 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 129/171 15/32 DLCround-PT-11a-CTLFireability-01 3417534 m, 23387 m/sec, 244215592 t fired, .
Time elapsed: 130 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 134/171 15/32 DLCround-PT-11a-CTLFireability-01 3552695 m, 27032 m/sec, 253373768 t fired, .
Time elapsed: 135 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 139/171 16/32 DLCround-PT-11a-CTLFireability-01 3682057 m, 25872 m/sec, 262542612 t fired, .
Time elapsed: 140 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 144/171 16/32 DLCround-PT-11a-CTLFireability-01 3813397 m, 26268 m/sec, 271552625 t fired, .
Time elapsed: 145 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 149/171 17/32 DLCround-PT-11a-CTLFireability-01 3943816 m, 26083 m/sec, 280577654 t fired, .
Time elapsed: 150 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 154/171 17/32 DLCround-PT-11a-CTLFireability-01 4070378 m, 25312 m/sec, 289517657 t fired, .
Time elapsed: 155 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 159/171 18/32 DLCround-PT-11a-CTLFireability-01 4198743 m, 25673 m/sec, 298433801 t fired, .
Time elapsed: 160 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 164/171 18/32 DLCround-PT-11a-CTLFireability-01 4327148 m, 25681 m/sec, 307298763 t fired, .
Time elapsed: 165 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 169/171 19/32 DLCround-PT-11a-CTLFireability-01 4453691 m, 25308 m/sec, 316125294 t fired, .
Time elapsed: 170 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 12 (type EXCL) for DLCround-PT-11a-CTLFireability-01 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 1 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 71 (type EXCL) for 70 DLCround-PT-11a-CTLFireability-14
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 12 (type EXCL) for 3 DLCround-PT-11a-CTLFireability-01
lola: time limit : 3425 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type EXCL) for DLCround-PT-11a-CTLFireability-14
lola: result : true
lola: markings : 4
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/171 1/5 DLCround-PT-11a-CTLFireability-01 127533 m, -865231 m/sec, 10199199 t fired, .
Time elapsed: 180 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/171 2/5 DLCround-PT-11a-CTLFireability-01 264319 m, 27357 m/sec, 19827283 t fired, .
Time elapsed: 185 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 15/171 2/5 DLCround-PT-11a-CTLFireability-01 404042 m, 27944 m/sec, 29487997 t fired, .
Time elapsed: 190 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 20/171 3/5 DLCround-PT-11a-CTLFireability-01 539301 m, 27051 m/sec, 38916996 t fired, .
Time elapsed: 195 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 25/171 3/5 DLCround-PT-11a-CTLFireability-01 677233 m, 27586 m/sec, 48466271 t fired, .
Time elapsed: 200 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 30/171 4/5 DLCround-PT-11a-CTLFireability-01 813349 m, 27223 m/sec, 57926239 t fired, .
Time elapsed: 205 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 35/171 4/5 DLCround-PT-11a-CTLFireability-01 931008 m, 23531 m/sec, 67489016 t fired, .
Time elapsed: 210 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 40/171 5/5 DLCround-PT-11a-CTLFireability-01 1063388 m, 26476 m/sec, 76783686 t fired, .
Time elapsed: 215 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 1 0 3 0 0 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 45/171 5/5 DLCround-PT-11a-CTLFireability-01 1196712 m, 26664 m/sec, 85970274 t fired, .
Time elapsed: 220 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 12 (type EXCL) for DLCround-PT-11a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 65 (type EXCL) for 60 DLCround-PT-11a-CTLFireability-12
lola: time limit : 177 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 5/177 2/32 DLCround-PT-11a-CTLFireability-12 339494 m, 67898 m/sec, 7227685 t fired, .
Time elapsed: 230 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 10/177 3/32 DLCround-PT-11a-CTLFireability-12 560724 m, 44246 m/sec, 14295385 t fired, .
Time elapsed: 235 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 15/177 4/32 DLCround-PT-11a-CTLFireability-12 779796 m, 43814 m/sec, 21408555 t fired, .
Time elapsed: 240 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 20/177 5/32 DLCround-PT-11a-CTLFireability-12 1002646 m, 44570 m/sec, 28627699 t fired, .
Time elapsed: 245 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 25/177 6/32 DLCround-PT-11a-CTLFireability-12 1222300 m, 43930 m/sec, 35588792 t fired, .
Time elapsed: 250 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 30/177 6/32 DLCround-PT-11a-CTLFireability-12 1430721 m, 41684 m/sec, 42339554 t fired, .
Time elapsed: 255 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 35/177 7/32 DLCround-PT-11a-CTLFireability-12 1649667 m, 43789 m/sec, 49413650 t fired, .
Time elapsed: 260 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 40/177 8/32 DLCround-PT-11a-CTLFireability-12 1866920 m, 43450 m/sec, 56474229 t fired, .
Time elapsed: 265 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 45/177 9/32 DLCround-PT-11a-CTLFireability-12 2081051 m, 42826 m/sec, 63477295 t fired, .
Time elapsed: 270 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 50/177 10/32 DLCround-PT-11a-CTLFireability-12 2301461 m, 44082 m/sec, 70596721 t fired, .
Time elapsed: 275 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 55/177 11/32 DLCround-PT-11a-CTLFireability-12 2516396 m, 42987 m/sec, 77641279 t fired, .
Time elapsed: 280 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 60/177 12/32 DLCround-PT-11a-CTLFireability-12 2887455 m, 74211 m/sec, 84498232 t fired, .
Time elapsed: 285 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 65/177 14/32 DLCround-PT-11a-CTLFireability-12 3282960 m, 79101 m/sec, 91049367 t fired, .
Time elapsed: 290 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 70/177 15/32 DLCround-PT-11a-CTLFireability-12 3579823 m, 59372 m/sec, 98003747 t fired, .
Time elapsed: 295 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 75/177 16/32 DLCround-PT-11a-CTLFireability-12 3796661 m, 43367 m/sec, 105061653 t fired, .
Time elapsed: 300 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 80/177 17/32 DLCround-PT-11a-CTLFireability-12 4016523 m, 43972 m/sec, 112295232 t fired, .
Time elapsed: 305 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 85/177 18/32 DLCround-PT-11a-CTLFireability-12 4255861 m, 47867 m/sec, 119396648 t fired, .
Time elapsed: 310 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 90/177 20/32 DLCround-PT-11a-CTLFireability-12 4670225 m, 82872 m/sec, 126271452 t fired, .
Time elapsed: 315 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 95/177 21/32 DLCround-PT-11a-CTLFireability-12 4921288 m, 50212 m/sec, 133381196 t fired, .
Time elapsed: 320 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 100/177 21/32 DLCround-PT-11a-CTLFireability-12 5130637 m, 41869 m/sec, 140267604 t fired, .
Time elapsed: 325 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 105/177 22/32 DLCround-PT-11a-CTLFireability-12 5341393 m, 42151 m/sec, 147221390 t fired, .
Time elapsed: 330 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 110/177 23/32 DLCround-PT-11a-CTLFireability-12 5556279 m, 42977 m/sec, 154198768 t fired, .
Time elapsed: 335 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 115/177 25/32 DLCround-PT-11a-CTLFireability-12 5952520 m, 79248 m/sec, 160961652 t fired, .
Time elapsed: 340 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 120/177 26/32 DLCround-PT-11a-CTLFireability-12 6329767 m, 75449 m/sec, 167888996 t fired, .
Time elapsed: 345 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 125/177 28/32 DLCround-PT-11a-CTLFireability-12 6704247 m, 74896 m/sec, 174794071 t fired, .
Time elapsed: 350 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 130/177 29/32 DLCround-PT-11a-CTLFireability-12 6993088 m, 57768 m/sec, 181753635 t fired, .
Time elapsed: 355 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 135/177 30/32 DLCround-PT-11a-CTLFireability-12 7258319 m, 53046 m/sec, 188864760 t fired, .
Time elapsed: 360 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 CTL EXCL 140/177 31/32 DLCround-PT-11a-CTLFireability-12 7526864 m, 53709 m/sec, 195701907 t fired, .
Time elapsed: 365 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 65 (type EXCL) for DLCround-PT-11a-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-11a-CTLFireability-10
lola: time limit : 179 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/179 2/32 DLCround-PT-11a-CTLFireability-10 355376 m, 71075 m/sec, 7819647 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/179 3/32 DLCround-PT-11a-CTLFireability-10 586379 m, 46200 m/sec, 15265664 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/179 4/32 DLCround-PT-11a-CTLFireability-10 811369 m, 44998 m/sec, 22608116 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/179 5/32 DLCround-PT-11a-CTLFireability-10 1035208 m, 44767 m/sec, 29890030 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/179 6/32 DLCround-PT-11a-CTLFireability-10 1256316 m, 44221 m/sec, 36941338 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/179 7/32 DLCround-PT-11a-CTLFireability-10 1476093 m, 43955 m/sec, 44157565 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/179 7/32 DLCround-PT-11a-CTLFireability-10 1704018 m, 45585 m/sec, 51616029 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/179 8/32 DLCround-PT-11a-CTLFireability-10 1934738 m, 46144 m/sec, 59144393 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/179 9/32 DLCround-PT-11a-CTLFireability-10 2161025 m, 45257 m/sec, 66562460 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/179 10/32 DLCround-PT-11a-CTLFireability-10 2391180 m, 46031 m/sec, 74093985 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/179 11/32 DLCround-PT-11a-CTLFireability-10 2664081 m, 54580 m/sec, 81410990 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 60/179 13/32 DLCround-PT-11a-CTLFireability-10 3091346 m, 85453 m/sec, 88504311 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 66/179 15/32 DLCround-PT-11a-CTLFireability-10 3444381 m, 70607 m/sec, 95560543 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 71/179 16/32 DLCround-PT-11a-CTLFireability-10 3703317 m, 51787 m/sec, 102798971 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 76/179 17/32 DLCround-PT-11a-CTLFireability-10 3927229 m, 44782 m/sec, 110175562 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 81/179 17/32 DLCround-PT-11a-CTLFireability-10 4150383 m, 44630 m/sec, 117566214 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 86/179 19/32 DLCround-PT-11a-CTLFireability-10 4509889 m, 71901 m/sec, 124525511 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 91/179 20/32 DLCround-PT-11a-CTLFireability-10 4843955 m, 66813 m/sec, 131827322 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 96/179 21/32 DLCround-PT-11a-CTLFireability-10 5056444 m, 42497 m/sec, 138911710 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 101/179 22/32 DLCround-PT-11a-CTLFireability-10 5265140 m, 41739 m/sec, 145843123 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 106/179 23/32 DLCround-PT-11a-CTLFireability-10 5476063 m, 42184 m/sec, 152748929 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 111/179 24/32 DLCround-PT-11a-CTLFireability-10 5765915 m, 57970 m/sec, 158975933 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 116/179 25/32 DLCround-PT-11a-CTLFireability-10 6124737 m, 71764 m/sec, 165667584 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 121/179 27/32 DLCround-PT-11a-CTLFireability-10 6477710 m, 70594 m/sec, 172258523 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 126/179 28/32 DLCround-PT-11a-CTLFireability-10 6848044 m, 74066 m/sec, 178880102 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 131/179 29/32 DLCround-PT-11a-CTLFireability-10 7075918 m, 45574 m/sec, 185818978 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 136/179 30/32 DLCround-PT-11a-CTLFireability-10 7326873 m, 50191 m/sec, 192335128 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 141/179 32/32 DLCround-PT-11a-CTLFireability-10 7639272 m, 62479 m/sec, 199055974 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for DLCround-PT-11a-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
DLCround-PT-11a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-11a-CTLFireability-09
lola: time limit : 181 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DLCround-PT-11a-CTLFireability-09
lola: result : true
lola: markings : 757
lola: fired transitions : 12448
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 32 DLCround-PT-11a-CTLFireability-08
lola: time limit : 192 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/192 2/32 DLCround-PT-11a-CTLFireability-08 349980 m, 69996 m/sec, 7645426 t fired, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/192 3/32 DLCround-PT-11a-CTLFireability-08 573906 m, 44785 m/sec, 14860466 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/192 4/32 DLCround-PT-11a-CTLFireability-08 792546 m, 43728 m/sec, 22006688 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/192 5/32 DLCround-PT-11a-CTLFireability-08 1009560 m, 43402 m/sec, 29084546 t fired, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/192 5/32 DLCround-PT-11a-CTLFireability-08 1196386 m, 37365 m/sec, 35049830 t fired, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/192 6/32 DLCround-PT-11a-CTLFireability-08 1399898 m, 40702 m/sec, 41667985 t fired, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/192 7/32 DLCround-PT-11a-CTLFireability-08 1620166 m, 44053 m/sec, 48847856 t fired, .
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/192 8/32 DLCround-PT-11a-CTLFireability-08 1839714 m, 43909 m/sec, 56045443 t fired, .
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/192 9/32 DLCround-PT-11a-CTLFireability-08 2054666 m, 42990 m/sec, 63133937 t fired, .
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 50/192 10/32 DLCround-PT-11a-CTLFireability-08 2260948 m, 41256 m/sec, 69813566 t fired, .
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 55/192 11/32 DLCround-PT-11a-CTLFireability-08 2466575 m, 41125 m/sec, 76616878 t fired, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 60/192 12/32 DLCround-PT-11a-CTLFireability-08 2781933 m, 63071 m/sec, 83350271 t fired, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 65/192 14/32 DLCround-PT-11a-CTLFireability-08 3171459 m, 77905 m/sec, 89827602 t fired, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 70/192 15/32 DLCround-PT-11a-CTLFireability-08 3486696 m, 63047 m/sec, 96244182 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 75/192 16/32 DLCround-PT-11a-CTLFireability-08 3718340 m, 46328 m/sec, 103295698 t fired, .
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 80/192 17/32 DLCround-PT-11a-CTLFireability-08 3918948 m, 40121 m/sec, 109909091 t fired, .
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-11a-CTLFireability-03: INITIAL true preprocessing
DLCround-PT-11a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-11a-CTLFireability-13: AR true skeleton: state space /EU
DLCround-PT-11a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-11a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-01: DISJ 0 2 0 0 3 0 1 0
DLCround-PT-11a-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-05: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-11a-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
DLCround-PT-11a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-11a-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-11a-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-11a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 87/192 17/32 DLCround-PT-11a-CTLFireability-08 3939023 m, 4015 m/sec, 110561259 t fired, .
Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 367 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-11a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-11a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477300746"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-11a.tgz
mv DLCround-PT-11a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;