About the Execution of LoLA for DLCround-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16224.432 | 667088.00 | 672220.00 | 12786.40 | ????T?FFTTTTTTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477300730.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-10a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477300730
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 6.3K Feb 25 19:45 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 25 19:45 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 19:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 19:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 20:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 25 20:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 20:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 115K Feb 25 20:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 660K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10a-CTLFireability-00
FORMULA_NAME DLCround-PT-10a-CTLFireability-01
FORMULA_NAME DLCround-PT-10a-CTLFireability-02
FORMULA_NAME DLCround-PT-10a-CTLFireability-03
FORMULA_NAME DLCround-PT-10a-CTLFireability-04
FORMULA_NAME DLCround-PT-10a-CTLFireability-05
FORMULA_NAME DLCround-PT-10a-CTLFireability-06
FORMULA_NAME DLCround-PT-10a-CTLFireability-07
FORMULA_NAME DLCround-PT-10a-CTLFireability-08
FORMULA_NAME DLCround-PT-10a-CTLFireability-09
FORMULA_NAME DLCround-PT-10a-CTLFireability-10
FORMULA_NAME DLCround-PT-10a-CTLFireability-11
FORMULA_NAME DLCround-PT-10a-CTLFireability-12
FORMULA_NAME DLCround-PT-10a-CTLFireability-13
FORMULA_NAME DLCround-PT-10a-CTLFireability-14
FORMULA_NAME DLCround-PT-10a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678321262949
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-10a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-10a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-10a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678321930037
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 85 (type SKEL/FNDP) for 12 DLCround-PT-10a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SKEL/EQUN) for 12 DLCround-PT-10a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 87 (type SKEL/SRCH) for 12 DLCround-PT-10a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SKEL/SRCH) for 12 DLCround-PT-10a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 88 (type SKEL/SRCH) for DLCround-PT-10a-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 85 (type SKEL/FNDP) for DLCround-PT-10a-CTLFireability-04
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 87 (type SKEL/SRCH) for DLCround-PT-10a-CTLFireability-04
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 86 (type EQUN) for DLCround-PT-10a-CTLFireability-04 (obsolete)
lola: FINISHED task # 86 (type SKEL/EQUN) for DLCround-PT-10a-CTLFireability-04
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 89 (type SKEL/SRCH) for 24 DLCround-PT-10a-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 89 (type SKEL/SRCH) for DLCround-PT-10a-CTLFireability-08
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-10a-CTLFireability-05
lola: time limit : 89 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 90 (type FNDP) for 34 DLCround-PT-10a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type EQUN) for 34 DLCround-PT-10a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SRCH) for 34 DLCround-PT-10a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 93 (type SRCH) for DLCround-PT-10a-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 90 (type FNDP) for DLCround-PT-10a-CTLFireability-10
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 91 (type EQUN) for DLCround-PT-10a-CTLFireability-10 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/CTLFireability-91.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 91 (type EQUN) for DLCround-PT-10a-CTLFireability-10
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 95 (type FNDP) for 73 DLCround-PT-10a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type EQUN) for 73 DLCround-PT-10a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 98 (type SRCH) for 73 DLCround-PT-10a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 98 (type SRCH) for DLCround-PT-10a-CTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 99 (type FNDP) for 12 DLCround-PT-10a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 95 (type FNDP) for DLCround-PT-10a-CTLFireability-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: CANCELED task # 96 (type EQUN) for DLCround-PT-10a-CTLFireability-15 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 100 (type EQUN) for 12 DLCround-PT-10a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type SRCH) for 12 DLCround-PT-10a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 102 (type SRCH) for DLCround-PT-10a-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 99 (type FNDP) for DLCround-PT-10a-CTLFireability-04
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 100 (type EQUN) for DLCround-PT-10a-CTLFireability-04 (obsolete)
lola: FINISHED task # 96 (type EQUN) for DLCround-PT-10a-CTLFireability-15
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
sara: try reading problem file /home/mcc/execution/CTLFireability-100.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 100 (type EQUN) for DLCround-PT-10a-CTLFireability-04
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 5/189 2/32 DLCround-PT-10a-CTLFireability-05 385450 m, 77090 m/sec, 8320512 t fired, .
Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 10/189 4/32 DLCround-PT-10a-CTLFireability-05 838597 m, 90629 m/sec, 18112292 t fired, .
Time elapsed: 11 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 15/189 5/32 DLCround-PT-10a-CTLFireability-05 1270107 m, 86302 m/sec, 27777202 t fired, .
Time elapsed: 16 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 20/189 7/32 DLCround-PT-10a-CTLFireability-05 1707028 m, 87384 m/sec, 37362003 t fired, .
Time elapsed: 21 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 25/189 8/32 DLCround-PT-10a-CTLFireability-05 2147281 m, 88050 m/sec, 47163371 t fired, .
Time elapsed: 26 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 30/189 10/32 DLCround-PT-10a-CTLFireability-05 2586517 m, 87847 m/sec, 56970812 t fired, .
Time elapsed: 31 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 35/189 12/32 DLCround-PT-10a-CTLFireability-05 3042508 m, 91198 m/sec, 66838238 t fired, .
Time elapsed: 36 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 40/189 13/32 DLCround-PT-10a-CTLFireability-05 3488398 m, 89178 m/sec, 76448384 t fired, .
Time elapsed: 41 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 45/189 15/32 DLCround-PT-10a-CTLFireability-05 3914135 m, 85147 m/sec, 85879932 t fired, .
Time elapsed: 46 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 50/189 17/32 DLCround-PT-10a-CTLFireability-05 4342827 m, 85738 m/sec, 95489237 t fired, .
Time elapsed: 51 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 55/189 18/32 DLCround-PT-10a-CTLFireability-05 4770654 m, 85565 m/sec, 104956262 t fired, .
Time elapsed: 56 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 60/189 20/32 DLCround-PT-10a-CTLFireability-05 5191567 m, 84182 m/sec, 114419081 t fired, .
Time elapsed: 61 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 65/189 21/32 DLCround-PT-10a-CTLFireability-05 5606150 m, 82916 m/sec, 123810724 t fired, .
Time elapsed: 66 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 70/189 23/32 DLCround-PT-10a-CTLFireability-05 6005733 m, 79916 m/sec, 132852608 t fired, .
Time elapsed: 71 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 75/189 24/32 DLCround-PT-10a-CTLFireability-05 6404629 m, 79779 m/sec, 141919523 t fired, .
Time elapsed: 76 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 80/189 26/32 DLCround-PT-10a-CTLFireability-05 6789926 m, 77059 m/sec, 150863653 t fired, .
Time elapsed: 81 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 85/189 27/32 DLCround-PT-10a-CTLFireability-05 7175283 m, 77071 m/sec, 159752201 t fired, .
Time elapsed: 86 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 90/189 29/32 DLCround-PT-10a-CTLFireability-05 7582548 m, 81453 m/sec, 169081645 t fired, .
Time elapsed: 91 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 95/189 30/32 DLCround-PT-10a-CTLFireability-05 7989636 m, 81417 m/sec, 178429354 t fired, .
Time elapsed: 96 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 100/189 32/32 DLCround-PT-10a-CTLFireability-05 8411605 m, 84393 m/sec, 187910907 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for DLCround-PT-10a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 6 0 0 6 0 0 0
DLCround-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 71 (type EXCL) for 70 DLCround-PT-10a-CTLFireability-14
lola: time limit : 194 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type EXCL) for DLCround-PT-10a-CTLFireability-14
lola: result : true
lola: markings : 4
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 67 DLCround-PT-10a-CTLFireability-13
lola: time limit : 205 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for DLCround-PT-10a-CTLFireability-13
lola: result : true
lola: markings : 21
lola: fired transitions : 153
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 64 DLCround-PT-10a-CTLFireability-12
lola: time limit : 218 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for DLCround-PT-10a-CTLFireability-12
lola: result : true
lola: markings : 4
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 41 DLCround-PT-10a-CTLFireability-11
lola: time limit : 232 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for DLCround-PT-10a-CTLFireability-11
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 41 DLCround-PT-10a-CTLFireability-11
lola: time limit : 268 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for DLCround-PT-10a-CTLFireability-11
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 41 DLCround-PT-10a-CTLFireability-11
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DLCround-PT-10a-CTLFireability-11
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 41 DLCround-PT-10a-CTLFireability-11
lola: time limit : 317 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DLCround-PT-10a-CTLFireability-11
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-10a-CTLFireability-09
lola: time limit : 349 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DLCround-PT-10a-CTLFireability-09
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 24 DLCround-PT-10a-CTLFireability-08
lola: time limit : 388 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DLCround-PT-10a-CTLFireability-08
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-10a-CTLFireability-07
lola: time limit : 499 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCround-PT-10a-CTLFireability-07
lola: result : false
lola: markings : 6946
lola: fired transitions : 170044
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-10a-CTLFireability-06
lola: time limit : 582 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for DLCround-PT-10a-CTLFireability-06
lola: result : false
lola: markings : 7130
lola: fired transitions : 313356
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-10a-CTLFireability-02
lola: time limit : 698 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/698 2/32 DLCround-PT-10a-CTLFireability-02 244263 m, 48852 m/sec, 3458955 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/698 2/32 DLCround-PT-10a-CTLFireability-02 473791 m, 45905 m/sec, 7153869 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/698 3/32 DLCround-PT-10a-CTLFireability-02 684746 m, 42191 m/sec, 10894868 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/698 4/32 DLCround-PT-10a-CTLFireability-02 898535 m, 42757 m/sec, 14633767 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/698 5/32 DLCround-PT-10a-CTLFireability-02 1108108 m, 41914 m/sec, 18289607 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/698 6/32 DLCround-PT-10a-CTLFireability-02 1308202 m, 40018 m/sec, 22043590 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/698 7/32 DLCround-PT-10a-CTLFireability-02 1506354 m, 39630 m/sec, 25785023 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/698 8/32 DLCround-PT-10a-CTLFireability-02 1702659 m, 39261 m/sec, 29490607 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/698 8/32 DLCround-PT-10a-CTLFireability-02 1898254 m, 39119 m/sec, 33271328 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/698 9/32 DLCround-PT-10a-CTLFireability-02 2075957 m, 35540 m/sec, 37061190 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/698 10/32 DLCround-PT-10a-CTLFireability-02 2255853 m, 35979 m/sec, 40885579 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/698 11/32 DLCround-PT-10a-CTLFireability-02 2445495 m, 37928 m/sec, 44730796 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/698 11/32 DLCround-PT-10a-CTLFireability-02 2615586 m, 34018 m/sec, 48485879 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/698 12/32 DLCround-PT-10a-CTLFireability-02 2799403 m, 36763 m/sec, 52331065 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/698 13/32 DLCround-PT-10a-CTLFireability-02 2971435 m, 34406 m/sec, 56143426 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/698 14/32 DLCround-PT-10a-CTLFireability-02 3143248 m, 34362 m/sec, 59924067 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/698 14/32 DLCround-PT-10a-CTLFireability-02 3328424 m, 37035 m/sec, 63775569 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/698 15/32 DLCround-PT-10a-CTLFireability-02 3522230 m, 38761 m/sec, 67612019 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/698 16/32 DLCround-PT-10a-CTLFireability-02 3697178 m, 34989 m/sec, 71409382 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/698 16/32 DLCround-PT-10a-CTLFireability-02 3835260 m, 27616 m/sec, 74930120 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/698 17/32 DLCround-PT-10a-CTLFireability-02 4002570 m, 33462 m/sec, 78561577 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/698 18/32 DLCround-PT-10a-CTLFireability-02 4168894 m, 33264 m/sec, 82170782 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/698 18/32 DLCround-PT-10a-CTLFireability-02 4330072 m, 32235 m/sec, 85788450 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 120/698 19/32 DLCround-PT-10a-CTLFireability-02 4484142 m, 30814 m/sec, 89398858 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 125/698 20/32 DLCround-PT-10a-CTLFireability-02 4669191 m, 37009 m/sec, 93108397 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 130/698 20/32 DLCround-PT-10a-CTLFireability-02 4824295 m, 31020 m/sec, 96858362 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 135/698 21/32 DLCround-PT-10a-CTLFireability-02 4969487 m, 29038 m/sec, 100447019 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 140/698 22/32 DLCround-PT-10a-CTLFireability-02 5141096 m, 34321 m/sec, 104184057 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 145/698 22/32 DLCround-PT-10a-CTLFireability-02 5291259 m, 30032 m/sec, 107798262 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 150/698 23/32 DLCround-PT-10a-CTLFireability-02 5463382 m, 34424 m/sec, 111535218 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 155/698 24/32 DLCround-PT-10a-CTLFireability-02 5625609 m, 32445 m/sec, 115320922 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 160/698 24/32 DLCround-PT-10a-CTLFireability-02 5788170 m, 32512 m/sec, 119024364 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 165/698 25/32 DLCround-PT-10a-CTLFireability-02 5937884 m, 29942 m/sec, 122707389 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 170/698 26/32 DLCround-PT-10a-CTLFireability-02 6110249 m, 34473 m/sec, 126513926 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 175/698 26/32 DLCround-PT-10a-CTLFireability-02 6277224 m, 33395 m/sec, 130301658 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 180/698 27/32 DLCround-PT-10a-CTLFireability-02 6440270 m, 32609 m/sec, 134109115 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 185/698 28/32 DLCround-PT-10a-CTLFireability-02 6601826 m, 32311 m/sec, 137853761 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 190/698 28/32 DLCround-PT-10a-CTLFireability-02 6762178 m, 32070 m/sec, 141721064 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 195/698 29/32 DLCround-PT-10a-CTLFireability-02 6919530 m, 31470 m/sec, 145477633 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 200/698 30/32 DLCround-PT-10a-CTLFireability-02 7074064 m, 30906 m/sec, 149278065 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 205/698 30/32 DLCround-PT-10a-CTLFireability-02 7224379 m, 30063 m/sec, 153025270 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 210/698 31/32 DLCround-PT-10a-CTLFireability-02 7384496 m, 32023 m/sec, 156789803 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 215/698 32/32 DLCround-PT-10a-CTLFireability-02 7527323 m, 28565 m/sec, 160502524 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 220/698 32/32 DLCround-PT-10a-CTLFireability-02 7688637 m, 32262 m/sec, 164327403 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-10a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-10a-CTLFireability-00
lola: time limit : 817 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/817 1/32 DLCround-PT-10a-CTLFireability-00 181488 m, 36297 m/sec, 5887997 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/817 2/32 DLCround-PT-10a-CTLFireability-00 352297 m, 34161 m/sec, 11642587 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/817 3/32 DLCround-PT-10a-CTLFireability-00 519790 m, 33498 m/sec, 17415912 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/817 3/32 DLCround-PT-10a-CTLFireability-00 689949 m, 34031 m/sec, 23204538 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/817 4/32 DLCround-PT-10a-CTLFireability-00 856896 m, 33389 m/sec, 28929172 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/817 5/32 DLCround-PT-10a-CTLFireability-00 1022742 m, 33169 m/sec, 34666703 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/817 5/32 DLCround-PT-10a-CTLFireability-00 1185962 m, 32644 m/sec, 40397787 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/817 6/32 DLCround-PT-10a-CTLFireability-00 1347446 m, 32296 m/sec, 46096036 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/817 7/32 DLCround-PT-10a-CTLFireability-00 1511575 m, 32825 m/sec, 51874063 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/817 7/32 DLCround-PT-10a-CTLFireability-00 1672753 m, 32235 m/sec, 57555490 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/817 8/32 DLCround-PT-10a-CTLFireability-00 1833771 m, 32203 m/sec, 63198048 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/817 9/32 DLCround-PT-10a-CTLFireability-00 1993577 m, 31961 m/sec, 68865503 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/817 9/32 DLCround-PT-10a-CTLFireability-00 2151907 m, 31666 m/sec, 74534627 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/817 10/32 DLCround-PT-10a-CTLFireability-00 2309982 m, 31615 m/sec, 80141470 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/817 11/32 DLCround-PT-10a-CTLFireability-00 2471960 m, 32395 m/sec, 85793901 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/817 11/32 DLCround-PT-10a-CTLFireability-00 2628601 m, 31328 m/sec, 91409654 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/817 12/32 DLCround-PT-10a-CTLFireability-00 2785666 m, 31413 m/sec, 97053162 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/817 13/32 DLCround-PT-10a-CTLFireability-00 2943963 m, 31659 m/sec, 102671649 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/817 13/32 DLCround-PT-10a-CTLFireability-00 3101091 m, 31425 m/sec, 108280404 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/817 14/32 DLCround-PT-10a-CTLFireability-00 3261300 m, 32041 m/sec, 113847145 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/817 15/32 DLCround-PT-10a-CTLFireability-00 3420957 m, 31931 m/sec, 119537747 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/817 15/32 DLCround-PT-10a-CTLFireability-00 3576848 m, 31178 m/sec, 125128351 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/817 16/32 DLCround-PT-10a-CTLFireability-00 3732362 m, 31102 m/sec, 130775113 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/817 17/32 DLCround-PT-10a-CTLFireability-00 3890725 m, 31672 m/sec, 136392682 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/817 17/32 DLCround-PT-10a-CTLFireability-00 4045650 m, 30985 m/sec, 141977638 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/817 18/32 DLCround-PT-10a-CTLFireability-00 4199695 m, 30809 m/sec, 147621381 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/817 19/32 DLCround-PT-10a-CTLFireability-00 4355697 m, 31200 m/sec, 153205216 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/817 19/32 DLCround-PT-10a-CTLFireability-00 4516580 m, 32176 m/sec, 158877339 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/817 20/32 DLCround-PT-10a-CTLFireability-00 4672547 m, 31193 m/sec, 164494374 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/817 20/32 DLCround-PT-10a-CTLFireability-00 4827717 m, 31034 m/sec, 170091594 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/817 21/32 DLCround-PT-10a-CTLFireability-00 4985879 m, 31632 m/sec, 175668936 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 160/817 22/32 DLCround-PT-10a-CTLFireability-00 5141994 m, 31223 m/sec, 181305128 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 165/817 22/32 DLCround-PT-10a-CTLFireability-00 5299954 m, 31592 m/sec, 186913098 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 170/817 23/32 DLCround-PT-10a-CTLFireability-00 5452978 m, 30604 m/sec, 192420265 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 175/817 24/32 DLCround-PT-10a-CTLFireability-00 5609536 m, 31311 m/sec, 198004611 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 180/817 24/32 DLCround-PT-10a-CTLFireability-00 5763906 m, 30874 m/sec, 203617511 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 185/817 25/32 DLCround-PT-10a-CTLFireability-00 5922658 m, 31750 m/sec, 209243428 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 190/817 26/32 DLCround-PT-10a-CTLFireability-00 6079940 m, 31456 m/sec, 214807598 t fired, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 195/817 26/32 DLCround-PT-10a-CTLFireability-00 6236792 m, 31370 m/sec, 220363381 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 200/817 27/32 DLCround-PT-10a-CTLFireability-00 6388848 m, 30411 m/sec, 225876323 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 205/817 28/32 DLCround-PT-10a-CTLFireability-00 6536748 m, 29580 m/sec, 231288815 t fired, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 211/817 28/32 DLCround-PT-10a-CTLFireability-00 6676356 m, 27921 m/sec, 236382545 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 216/817 29/32 DLCround-PT-10a-CTLFireability-00 6818838 m, 28496 m/sec, 241554570 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 221/817 29/32 DLCround-PT-10a-CTLFireability-00 6914035 m, 19039 m/sec, 245031801 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 226/817 30/32 DLCround-PT-10a-CTLFireability-00 7045579 m, 26308 m/sec, 249701734 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 231/817 30/32 DLCround-PT-10a-CTLFireability-00 7160212 m, 22926 m/sec, 253775639 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 236/817 31/32 DLCround-PT-10a-CTLFireability-00 7285374 m, 25032 m/sec, 258304990 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 241/817 31/32 DLCround-PT-10a-CTLFireability-00 7384926 m, 19910 m/sec, 261935620 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 246/817 32/32 DLCround-PT-10a-CTLFireability-00 7519581 m, 26931 m/sec, 266827295 t fired, .
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 251/817 32/32 DLCround-PT-10a-CTLFireability-00 7645607 m, 25205 m/sec, 271414887 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-10a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-11: CONJ 0 1 0 0 10 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 41 DLCround-PT-10a-CTLFireability-11
lola: time limit : 1004 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DLCround-PT-10a-CTLFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-10a-CTLFireability-03
lola: time limit : 1506 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/1506 1/32 DLCround-PT-10a-CTLFireability-03 229586 m, 45917 m/sec, 9687271 t fired, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/1506 2/32 DLCround-PT-10a-CTLFireability-03 466107 m, 47304 m/sec, 19679037 t fired, .
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/1506 3/32 DLCround-PT-10a-CTLFireability-03 684173 m, 43613 m/sec, 29008467 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/1506 4/32 DLCround-PT-10a-CTLFireability-03 885931 m, 40351 m/sec, 37970847 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/1506 5/32 DLCround-PT-10a-CTLFireability-03 1113621 m, 45538 m/sec, 47612794 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/1506 6/32 DLCround-PT-10a-CTLFireability-03 1332547 m, 43785 m/sec, 56929523 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/1506 7/32 DLCround-PT-10a-CTLFireability-03 1531946 m, 39879 m/sec, 66029395 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/1506 8/32 DLCround-PT-10a-CTLFireability-03 1740801 m, 41771 m/sec, 75374240 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/1506 8/32 DLCround-PT-10a-CTLFireability-03 1943094 m, 40458 m/sec, 84600062 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/1506 9/32 DLCround-PT-10a-CTLFireability-03 2145327 m, 40446 m/sec, 93957374 t fired, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/1506 10/32 DLCround-PT-10a-CTLFireability-03 2341297 m, 39194 m/sec, 103065290 t fired, .
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/1506 11/32 DLCround-PT-10a-CTLFireability-03 2569819 m, 45704 m/sec, 112610008 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/1506 12/32 DLCround-PT-10a-CTLFireability-03 2780563 m, 42148 m/sec, 121427478 t fired, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/1506 13/32 DLCround-PT-10a-CTLFireability-03 3008654 m, 45618 m/sec, 130868960 t fired, .
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLFireability-04: EF true findpath
DLCround-PT-10a-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10a-CTLFireability-08: DISJ true state space /EXEF
DLCround-PT-10a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-10: DISJ true findpath
DLCround-PT-10a-CTLFireability-11: CONJ true CONJ
DLCround-PT-10a-CTLFireability-12: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/1506 14/32 DLCround-PT-10a-CTLFireability-03 3221391 m, 42547 m/sec, 139777985 t fired, .
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 375 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-10a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477300730"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10a.tgz
mv DLCround-PT-10a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;