About the Execution of LoLA for DLCround-PT-08a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16223.951 | 819903.00 | 812516.00 | 13488.70 | ????????F?F??T?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477200698.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-08a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477200698
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 948K
-rw-r--r-- 1 mcc users 6.4K Feb 25 19:02 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 25 19:02 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 18:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 18:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 19:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 151K Feb 25 19:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 19:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 19:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 479K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-08a-CTLFireability-00
FORMULA_NAME DLCround-PT-08a-CTLFireability-01
FORMULA_NAME DLCround-PT-08a-CTLFireability-02
FORMULA_NAME DLCround-PT-08a-CTLFireability-03
FORMULA_NAME DLCround-PT-08a-CTLFireability-04
FORMULA_NAME DLCround-PT-08a-CTLFireability-05
FORMULA_NAME DLCround-PT-08a-CTLFireability-06
FORMULA_NAME DLCround-PT-08a-CTLFireability-07
FORMULA_NAME DLCround-PT-08a-CTLFireability-08
FORMULA_NAME DLCround-PT-08a-CTLFireability-09
FORMULA_NAME DLCround-PT-08a-CTLFireability-10
FORMULA_NAME DLCround-PT-08a-CTLFireability-11
FORMULA_NAME DLCround-PT-08a-CTLFireability-12
FORMULA_NAME DLCround-PT-08a-CTLFireability-13
FORMULA_NAME DLCround-PT-08a-CTLFireability-14
FORMULA_NAME DLCround-PT-08a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678317580123
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-08a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-08a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-08a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678318400026
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 60 (type SKEL/SRCH) for 43 DLCround-PT-08a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 60 (type SKEL/SRCH) for DLCround-PT-08a-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:746
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-08a-CTLFireability-02
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 63 (type FNDP) for 53 DLCround-PT-08a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 53 DLCround-PT-08a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 53 DLCround-PT-08a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 63 (type FNDP) for DLCround-PT-08a-CTLFireability-15
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for DLCround-PT-08a-CTLFireability-15 (obsolete)
lola: CANCELED task # 67 (type SRCH) for DLCround-PT-08a-CTLFireability-15 (obsolete)
lola: FINISHED task # 67 (type SRCH) for DLCround-PT-08a-CTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: try reading problem file /home/mcc/execution/CTLFireability-64.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 64 (type EQUN) for DLCround-PT-08a-CTLFireability-15
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/225 2/32 DLCround-PT-08a-CTLFireability-02 368294 m, 73658 m/sec, 5782014 t fired, .
Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/225 3/32 DLCround-PT-08a-CTLFireability-02 716127 m, 69566 m/sec, 12192406 t fired, .
Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/225 5/32 DLCround-PT-08a-CTLFireability-02 1000692 m, 56913 m/sec, 18544294 t fired, .
Time elapsed: 15 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/225 6/32 DLCround-PT-08a-CTLFireability-02 1300776 m, 60016 m/sec, 24900166 t fired, .
Time elapsed: 20 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/225 7/32 DLCround-PT-08a-CTLFireability-02 1574233 m, 54691 m/sec, 31207694 t fired, .
Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/225 8/32 DLCround-PT-08a-CTLFireability-02 1922948 m, 69743 m/sec, 37559223 t fired, .
Time elapsed: 30 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/225 10/32 DLCround-PT-08a-CTLFireability-02 2282543 m, 71919 m/sec, 43819731 t fired, .
Time elapsed: 35 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/225 11/32 DLCround-PT-08a-CTLFireability-02 2584555 m, 60402 m/sec, 49997777 t fired, .
Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/225 12/32 DLCround-PT-08a-CTLFireability-02 2854262 m, 53941 m/sec, 56168063 t fired, .
Time elapsed: 45 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/225 14/32 DLCround-PT-08a-CTLFireability-02 3143888 m, 57925 m/sec, 62518142 t fired, .
Time elapsed: 50 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/225 15/32 DLCround-PT-08a-CTLFireability-02 3414905 m, 54203 m/sec, 68771902 t fired, .
Time elapsed: 55 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/225 16/32 DLCround-PT-08a-CTLFireability-02 3659227 m, 48864 m/sec, 74974580 t fired, .
Time elapsed: 60 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/225 17/32 DLCround-PT-08a-CTLFireability-02 3952139 m, 58582 m/sec, 81356183 t fired, .
Time elapsed: 65 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/225 18/32 DLCround-PT-08a-CTLFireability-02 4228692 m, 55310 m/sec, 87665936 t fired, .
Time elapsed: 70 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/225 19/32 DLCround-PT-08a-CTLFireability-02 4470498 m, 48361 m/sec, 93861656 t fired, .
Time elapsed: 75 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/225 20/32 DLCround-PT-08a-CTLFireability-02 4724854 m, 50871 m/sec, 100110108 t fired, .
Time elapsed: 80 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/225 21/32 DLCround-PT-08a-CTLFireability-02 4970426 m, 49114 m/sec, 106366699 t fired, .
Time elapsed: 85 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/225 22/32 DLCround-PT-08a-CTLFireability-02 5213668 m, 48648 m/sec, 112546157 t fired, .
Time elapsed: 90 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/225 23/32 DLCround-PT-08a-CTLFireability-02 5458920 m, 49050 m/sec, 118722126 t fired, .
Time elapsed: 95 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/225 24/32 DLCround-PT-08a-CTLFireability-02 5686434 m, 45502 m/sec, 124932590 t fired, .
Time elapsed: 100 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/225 25/32 DLCround-PT-08a-CTLFireability-02 5927808 m, 48274 m/sec, 131157275 t fired, .
Time elapsed: 105 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/225 26/32 DLCround-PT-08a-CTLFireability-02 6155161 m, 45470 m/sec, 137423826 t fired, .
Time elapsed: 110 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/225 27/32 DLCround-PT-08a-CTLFireability-02 6382495 m, 45466 m/sec, 143625610 t fired, .
Time elapsed: 115 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 120/225 28/32 DLCround-PT-08a-CTLFireability-02 6606827 m, 44866 m/sec, 149872333 t fired, .
Time elapsed: 120 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 125/225 29/32 DLCround-PT-08a-CTLFireability-02 6829665 m, 44567 m/sec, 156150549 t fired, .
Time elapsed: 125 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 130/225 30/32 DLCround-PT-08a-CTLFireability-02 7042399 m, 42546 m/sec, 162316953 t fired, .
Time elapsed: 130 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 135/225 31/32 DLCround-PT-08a-CTLFireability-02 7393760 m, 70272 m/sec, 169075134 t fired, .
Time elapsed: 135 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 140/225 32/32 DLCround-PT-08a-CTLFireability-02 7715073 m, 64262 m/sec, 175732288 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-08a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-13: CONJ 0 1 0 0 2 0 0 1
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 43 DLCround-PT-08a-CTLFireability-13
lola: time limit : 230 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DLCround-PT-08a-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-08a-CTLFireability-12
lola: time limit : 246 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/246 2/32 DLCround-PT-08a-CTLFireability-12 337517 m, 67503 m/sec, 7749559 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/246 3/32 DLCround-PT-08a-CTLFireability-12 666199 m, 65736 m/sec, 15305962 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/246 5/32 DLCround-PT-08a-CTLFireability-12 990482 m, 64856 m/sec, 22677923 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/246 6/32 DLCround-PT-08a-CTLFireability-12 1308924 m, 63688 m/sec, 29983284 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/246 7/32 DLCround-PT-08a-CTLFireability-12 1622055 m, 62626 m/sec, 37201309 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/246 8/32 DLCround-PT-08a-CTLFireability-12 1864319 m, 48452 m/sec, 44822753 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/246 9/32 DLCround-PT-08a-CTLFireability-12 2064095 m, 39955 m/sec, 52497388 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/246 10/32 DLCround-PT-08a-CTLFireability-12 2260474 m, 39275 m/sec, 60105187 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/246 11/32 DLCround-PT-08a-CTLFireability-12 2460373 m, 39979 m/sec, 67670164 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/246 11/32 DLCround-PT-08a-CTLFireability-12 2653545 m, 38634 m/sec, 75199118 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/246 12/32 DLCround-PT-08a-CTLFireability-12 2843161 m, 37923 m/sec, 82674555 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/246 13/32 DLCround-PT-08a-CTLFireability-12 3049594 m, 41286 m/sec, 90635552 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/246 14/32 DLCround-PT-08a-CTLFireability-12 3313875 m, 52856 m/sec, 98362837 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/246 15/32 DLCround-PT-08a-CTLFireability-12 3578848 m, 52994 m/sec, 105925992 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 75/246 16/32 DLCround-PT-08a-CTLFireability-12 3771566 m, 38543 m/sec, 113371044 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 80/246 17/32 DLCround-PT-08a-CTLFireability-12 3977285 m, 41143 m/sec, 120804529 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 85/246 18/32 DLCround-PT-08a-CTLFireability-12 4216208 m, 47784 m/sec, 128152975 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 90/246 19/32 DLCround-PT-08a-CTLFireability-12 4421870 m, 41132 m/sec, 136177906 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 95/246 20/32 DLCround-PT-08a-CTLFireability-12 4631204 m, 41866 m/sec, 144168899 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 100/246 20/32 DLCround-PT-08a-CTLFireability-12 4836345 m, 41028 m/sec, 152048065 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 105/246 21/32 DLCround-PT-08a-CTLFireability-12 5036233 m, 39977 m/sec, 159800849 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 110/246 22/32 DLCround-PT-08a-CTLFireability-12 5230502 m, 38853 m/sec, 167488827 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 115/246 23/32 DLCround-PT-08a-CTLFireability-12 5431792 m, 40258 m/sec, 175245102 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 120/246 24/32 DLCround-PT-08a-CTLFireability-12 5636257 m, 40893 m/sec, 182876817 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 125/246 25/32 DLCround-PT-08a-CTLFireability-12 5838047 m, 40358 m/sec, 190626737 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 130/246 26/32 DLCround-PT-08a-CTLFireability-12 6109200 m, 54230 m/sec, 198004986 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 135/246 27/32 DLCround-PT-08a-CTLFireability-12 6410687 m, 60297 m/sec, 205155749 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 140/246 28/32 DLCround-PT-08a-CTLFireability-12 6661051 m, 50072 m/sec, 212378484 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 145/246 29/32 DLCround-PT-08a-CTLFireability-12 6855754 m, 38940 m/sec, 219914984 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 150/246 30/32 DLCround-PT-08a-CTLFireability-12 7024392 m, 33727 m/sec, 227400289 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 155/246 30/32 DLCround-PT-08a-CTLFireability-12 7229701 m, 41061 m/sec, 234859646 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 160/246 31/32 DLCround-PT-08a-CTLFireability-12 7428526 m, 39765 m/sec, 242667829 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 165/246 32/32 DLCround-PT-08a-CTLFireability-12 7619035 m, 38101 m/sec, 250287701 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-08a-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-08a-CTLFireability-11
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/252 1/32 DLCround-PT-08a-CTLFireability-11 12790 m, 2558 m/sec, 434588 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/252 1/32 DLCround-PT-08a-CTLFireability-11 24470 m, 2336 m/sec, 845502 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/252 1/32 DLCround-PT-08a-CTLFireability-11 170361 m, 29178 m/sec, 3314796 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/252 3/32 DLCround-PT-08a-CTLFireability-11 678438 m, 101615 m/sec, 11524746 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/252 5/32 DLCround-PT-08a-CTLFireability-11 1175116 m, 99335 m/sec, 19584733 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/252 7/32 DLCround-PT-08a-CTLFireability-11 1678637 m, 100704 m/sec, 27721916 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/252 9/32 DLCround-PT-08a-CTLFireability-11 2165222 m, 97317 m/sec, 35677066 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/252 12/32 DLCround-PT-08a-CTLFireability-11 2667063 m, 100368 m/sec, 43852106 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/252 14/32 DLCround-PT-08a-CTLFireability-11 3168876 m, 100362 m/sec, 52010354 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/252 16/32 DLCround-PT-08a-CTLFireability-11 3658548 m, 97934 m/sec, 60089635 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/252 18/32 DLCround-PT-08a-CTLFireability-11 4132986 m, 94887 m/sec, 67967668 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 60/252 19/32 DLCround-PT-08a-CTLFireability-11 4603191 m, 94041 m/sec, 75780092 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 65/252 22/32 DLCround-PT-08a-CTLFireability-11 5090055 m, 97372 m/sec, 83727660 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 70/252 24/32 DLCround-PT-08a-CTLFireability-11 5579069 m, 97802 m/sec, 91649966 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 75/252 25/32 DLCround-PT-08a-CTLFireability-11 6058396 m, 95865 m/sec, 99565409 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 80/252 27/32 DLCround-PT-08a-CTLFireability-11 6534671 m, 95255 m/sec, 107520353 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 85/252 29/32 DLCround-PT-08a-CTLFireability-11 7008925 m, 94850 m/sec, 115430738 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 90/252 31/32 DLCround-PT-08a-CTLFireability-11 7507019 m, 99618 m/sec, 123660502 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for DLCround-PT-08a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-08a-CTLFireability-10
lola: time limit : 265 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCround-PT-08a-CTLFireability-10
lola: result : false
lola: markings : 119
lola: fired transitions : 1135
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-08a-CTLFireability-09
lola: time limit : 290 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/290 3/32 DLCround-PT-08a-CTLFireability-09 514871 m, 102974 m/sec, 8270994 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/290 3/32 DLCround-PT-08a-CTLFireability-09 644737 m, 25973 m/sec, 15763861 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/290 4/32 DLCround-PT-08a-CTLFireability-09 764429 m, 23938 m/sec, 22767329 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/290 4/32 DLCround-PT-08a-CTLFireability-09 883911 m, 23896 m/sec, 29853019 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/290 5/32 DLCround-PT-08a-CTLFireability-09 1020323 m, 27282 m/sec, 36694643 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/290 5/32 DLCround-PT-08a-CTLFireability-09 1173378 m, 30611 m/sec, 43655086 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/290 7/32 DLCround-PT-08a-CTLFireability-09 1460237 m, 57371 m/sec, 50954250 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/290 9/32 DLCround-PT-08a-CTLFireability-09 1944086 m, 96769 m/sec, 58930432 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/290 10/32 DLCround-PT-08a-CTLFireability-09 2415489 m, 94280 m/sec, 66637867 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/290 13/32 DLCround-PT-08a-CTLFireability-09 2905854 m, 98073 m/sec, 74595881 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/290 14/32 DLCround-PT-08a-CTLFireability-09 3386709 m, 96171 m/sec, 82397474 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/290 16/32 DLCround-PT-08a-CTLFireability-09 3856845 m, 94027 m/sec, 90130847 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/290 19/32 DLCround-PT-08a-CTLFireability-09 4363368 m, 101304 m/sec, 98345451 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/290 21/32 DLCround-PT-08a-CTLFireability-09 4858839 m, 99094 m/sec, 106393043 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/290 23/32 DLCround-PT-08a-CTLFireability-09 5343788 m, 96989 m/sec, 114395672 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/290 24/32 DLCround-PT-08a-CTLFireability-09 5810756 m, 93393 m/sec, 122164840 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/290 26/32 DLCround-PT-08a-CTLFireability-09 6274209 m, 92690 m/sec, 129929308 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 90/290 28/32 DLCround-PT-08a-CTLFireability-09 6730443 m, 91246 m/sec, 137573132 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 95/290 30/32 DLCround-PT-08a-CTLFireability-09 7180549 m, 90021 m/sec, 145149852 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 100/290 32/32 DLCround-PT-08a-CTLFireability-09 7650247 m, 93939 m/sec, 152866108 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DLCround-PT-08a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-08a-CTLFireability-08
lola: time limit : 308 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/308 3/32 DLCround-PT-08a-CTLFireability-08 519876 m, 103975 m/sec, 8721719 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/308 5/32 DLCround-PT-08a-CTLFireability-08 991891 m, 94403 m/sec, 16760827 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/308 7/32 DLCround-PT-08a-CTLFireability-08 1463212 m, 94264 m/sec, 24910495 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/308 9/32 DLCround-PT-08a-CTLFireability-08 1942591 m, 95875 m/sec, 33119504 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/308 10/32 DLCround-PT-08a-CTLFireability-08 2413247 m, 94131 m/sec, 41234662 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/308 12/32 DLCround-PT-08a-CTLFireability-08 2874844 m, 92319 m/sec, 49094413 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/308 14/32 DLCround-PT-08a-CTLFireability-08 3341527 m, 93336 m/sec, 56988215 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/308 16/32 DLCround-PT-08a-CTLFireability-08 3794411 m, 90576 m/sec, 64759850 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/308 18/32 DLCround-PT-08a-CTLFireability-08 4264053 m, 93928 m/sec, 72703456 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/308 20/32 DLCround-PT-08a-CTLFireability-08 4714408 m, 90071 m/sec, 80459670 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/308 22/32 DLCround-PT-08a-CTLFireability-08 5139086 m, 84935 m/sec, 87995915 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/308 23/32 DLCround-PT-08a-CTLFireability-08 5572294 m, 86641 m/sec, 95505117 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/308 25/32 DLCround-PT-08a-CTLFireability-08 5998481 m, 85237 m/sec, 102911112 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/308 27/32 DLCround-PT-08a-CTLFireability-08 6405582 m, 81420 m/sec, 109956651 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/308 29/32 DLCround-PT-08a-CTLFireability-08 6841120 m, 87107 m/sec, 117408621 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 29 (type EXCL) for DLCround-PT-08a-CTLFireability-08
lola: result : false
lola: markings : 6958890
lola: fired transitions : 119402762
lola: time used : 78.000000
lola: memory pages used : 29
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-08a-CTLFireability-07
lola: time limit : 334 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 2/334 1/32 DLCround-PT-08a-CTLFireability-07 195805 m, 39161 m/sec, 1987555 t fired, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 7/334 3/32 DLCround-PT-08a-CTLFireability-07 592531 m, 79345 m/sec, 7092735 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 12/334 4/32 DLCround-PT-08a-CTLFireability-07 954337 m, 72361 m/sec, 12372810 t fired, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 17/334 6/32 DLCround-PT-08a-CTLFireability-07 1243202 m, 57773 m/sec, 17608906 t fired, .
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 22/334 7/32 DLCround-PT-08a-CTLFireability-07 1553597 m, 62079 m/sec, 23357168 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 27/334 8/32 DLCround-PT-08a-CTLFireability-07 1860082 m, 61297 m/sec, 28741996 t fired, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 32/334 10/32 DLCround-PT-08a-CTLFireability-07 2186603 m, 65304 m/sec, 34542365 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 37/334 11/32 DLCround-PT-08a-CTLFireability-07 2624522 m, 87583 m/sec, 40156779 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 42/334 13/32 DLCround-PT-08a-CTLFireability-07 3037705 m, 82636 m/sec, 45867707 t fired, .
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 47/334 15/32 DLCround-PT-08a-CTLFireability-07 3403643 m, 73187 m/sec, 51830681 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 52/334 16/32 DLCround-PT-08a-CTLFireability-07 3718732 m, 63017 m/sec, 57720579 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 57/334 17/32 DLCround-PT-08a-CTLFireability-07 4058945 m, 68042 m/sec, 63658648 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 62/334 19/32 DLCround-PT-08a-CTLFireability-07 4380167 m, 64244 m/sec, 69544427 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 67/334 20/32 DLCround-PT-08a-CTLFireability-07 4660702 m, 56107 m/sec, 75458479 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 72/334 21/32 DLCround-PT-08a-CTLFireability-07 4955703 m, 59000 m/sec, 81380556 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 77/334 22/32 DLCround-PT-08a-CTLFireability-07 5283304 m, 65520 m/sec, 87307272 t fired, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 82/334 24/32 DLCround-PT-08a-CTLFireability-07 5563103 m, 55959 m/sec, 93255618 t fired, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 87/334 25/32 DLCround-PT-08a-CTLFireability-07 5856102 m, 58599 m/sec, 99170807 t fired, .
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 92/334 26/32 DLCround-PT-08a-CTLFireability-07 6142421 m, 57263 m/sec, 105162788 t fired, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 97/334 27/32 DLCround-PT-08a-CTLFireability-07 6408915 m, 53298 m/sec, 111131042 t fired, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 102/334 28/32 DLCround-PT-08a-CTLFireability-07 6680389 m, 54294 m/sec, 117067786 t fired, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 107/334 29/32 DLCround-PT-08a-CTLFireability-07 6954230 m, 54768 m/sec, 123008169 t fired, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 112/334 30/32 DLCround-PT-08a-CTLFireability-07 7193781 m, 47910 m/sec, 128765972 t fired, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 117/334 31/32 DLCround-PT-08a-CTLFireability-07 7430807 m, 47405 m/sec, 134065294 t fired, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 122/334 32/32 DLCround-PT-08a-CTLFireability-07 7656853 m, 45209 m/sec, 139438577 t fired, .
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for DLCround-PT-08a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-08a-CTLFireability-01
lola: time limit : 360 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/360 2/32 DLCround-PT-08a-CTLFireability-01 308567 m, 61713 m/sec, 8382056 t fired, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/360 3/32 DLCround-PT-08a-CTLFireability-01 589482 m, 56183 m/sec, 15803010 t fired, .
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/360 4/32 DLCround-PT-08a-CTLFireability-01 939737 m, 70051 m/sec, 22798157 t fired, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/360 6/32 DLCround-PT-08a-CTLFireability-01 1240246 m, 60101 m/sec, 30677290 t fired, .
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 26/360 7/32 DLCround-PT-08a-CTLFireability-01 1601848 m, 72320 m/sec, 38054049 t fired, .
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 31/360 8/32 DLCround-PT-08a-CTLFireability-01 1905452 m, 60720 m/sec, 45360316 t fired, .
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 36/360 10/32 DLCround-PT-08a-CTLFireability-01 2257249 m, 70359 m/sec, 52446919 t fired, .
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 41/360 11/32 DLCround-PT-08a-CTLFireability-01 2560819 m, 60714 m/sec, 60580181 t fired, .
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 46/360 13/32 DLCround-PT-08a-CTLFireability-01 2923283 m, 72492 m/sec, 67925935 t fired, .
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 51/360 14/32 DLCround-PT-08a-CTLFireability-01 3220675 m, 59478 m/sec, 75759265 t fired, .
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 56/360 15/32 DLCround-PT-08a-CTLFireability-01 3541704 m, 64205 m/sec, 82203337 t fired, .
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 61/360 17/32 DLCround-PT-08a-CTLFireability-01 3890636 m, 69786 m/sec, 89371140 t fired, .
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 66/360 18/32 DLCround-PT-08a-CTLFireability-01 4244960 m, 70864 m/sec, 96492019 t fired, .
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 71/360 19/32 DLCround-PT-08a-CTLFireability-01 4592775 m, 69563 m/sec, 103584800 t fired, .
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 78/360 20/32 DLCround-PT-08a-CTLFireability-01 4798362 m, 41117 m/sec, 107709783 t fired, .
Time elapsed: 798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 83/360 20/32 DLCround-PT-08a-CTLFireability-01 4803332 m, 994 m/sec, 107811669 t fired, .
Time elapsed: 803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08a-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-10: CTL false CTL model checker
DLCround-PT-08a-CTLFireability-13: CONJ true CONJ
DLCround-PT-08a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-08a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 94/360 20/32 DLCround-PT-08a-CTLFireability-01 4811097 m, 1553 m/sec, 107969166 t fired, .
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 376 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-08a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-08a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477200698"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-08a.tgz
mv DLCround-PT-08a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;