About the Execution of LoLA for DLCround-PT-07a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16219.096 | 825553.00 | 813815.00 | 14255.10 | ??????TTTF?T?TT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477200682.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-07a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477200682
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 816K
-rw-r--r-- 1 mcc users 7.4K Feb 25 19:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K Feb 25 19:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 18:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 18:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 19:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 57K Feb 25 19:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Feb 25 19:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Feb 25 19:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 398K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07a-CTLFireability-00
FORMULA_NAME DLCround-PT-07a-CTLFireability-01
FORMULA_NAME DLCround-PT-07a-CTLFireability-02
FORMULA_NAME DLCround-PT-07a-CTLFireability-03
FORMULA_NAME DLCround-PT-07a-CTLFireability-04
FORMULA_NAME DLCround-PT-07a-CTLFireability-05
FORMULA_NAME DLCround-PT-07a-CTLFireability-06
FORMULA_NAME DLCround-PT-07a-CTLFireability-07
FORMULA_NAME DLCround-PT-07a-CTLFireability-08
FORMULA_NAME DLCround-PT-07a-CTLFireability-09
FORMULA_NAME DLCround-PT-07a-CTLFireability-10
FORMULA_NAME DLCround-PT-07a-CTLFireability-11
FORMULA_NAME DLCround-PT-07a-CTLFireability-12
FORMULA_NAME DLCround-PT-07a-CTLFireability-13
FORMULA_NAME DLCround-PT-07a-CTLFireability-14
FORMULA_NAME DLCround-PT-07a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678315642129
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-07a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-07a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-07a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07a-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678316467682
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:737
lola: rewrite Frontend/Parser/formula_rewrite.k:693
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 81 (type SKEL/SRCH) for 9 DLCround-PT-07a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type SKEL/SRCH) for DLCround-PT-07a-CTLFireability-03
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 82 (type SKEL/SRCH) for 9 DLCround-PT-07a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type SKEL/SRCH) for DLCround-PT-07a-CTLFireability-03
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 83 (type SKEL/SRCH) for 9 DLCround-PT-07a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 83 (type SKEL/SRCH) for DLCround-PT-07a-CTLFireability-03
lola: result : true
lola: markings : 72
lola: fired transitions : 247
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 84 (type SKEL/SRCH) for 50 DLCround-PT-07a-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type SKEL/SRCH) for DLCround-PT-07a-CTLFireability-06
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 14 (type EXCL) for 9 DLCround-PT-07a-CTLFireability-03
lola: time limit : 109 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: FINISHED task # 14 (type EXCL) for DLCround-PT-07a-CTLFireability-03
lola: result : false
lola: markings : 4
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-07a-CTLFireability-04
lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 88 (type SKEL/FNDP) for 56 DLCround-PT-07a-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SKEL/EQUN) for 56 DLCround-PT-07a-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type SKEL/SRCH) for 56 DLCround-PT-07a-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 88 (type SKEL/FNDP) for DLCround-PT-07a-CTLFireability-08
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 89 (type EQUN) for DLCround-PT-07a-CTLFireability-08 (obsolete)
lola: CANCELED task # 90 (type SRCH) for DLCround-PT-07a-CTLFireability-08 (obsolete)
lola: FINISHED task # 89 (type SKEL/EQUN) for DLCround-PT-07a-CTLFireability-08
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 93 (type FNDP) for 56 DLCround-PT-07a-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 56 DLCround-PT-07a-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SRCH) for 56 DLCround-PT-07a-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 93 (type FNDP) for DLCround-PT-07a-CTLFireability-08
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 94 (type EQUN) for DLCround-PT-07a-CTLFireability-08 (obsolete)
lola: CANCELED task # 96 (type SRCH) for DLCround-PT-07a-CTLFireability-08 (obsolete)
lola: LAUNCH task # 97 (type FNDP) for 9 DLCround-PT-07a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 98 (type EQUN) for 9 DLCround-PT-07a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SRCH) for 9 DLCround-PT-07a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 96 (type SRCH) for DLCround-PT-07a-CTLFireability-08
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 97 (type FNDP) for DLCround-PT-07a-CTLFireability-03
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 98 (type EQUN) for DLCround-PT-07a-CTLFireability-03 (obsolete)
lola: CANCELED task # 100 (type SRCH) for DLCround-PT-07a-CTLFireability-03 (obsolete)
lola: FINISHED task # 100 (type SRCH) for DLCround-PT-07a-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: try reading problem file /home/mcc/execution/CTLFireability-98.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-94.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 94 (type EQUN) for DLCround-PT-07a-CTLFireability-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 98 (type EQUN) for DLCround-PT-07a-CTLFireability-03
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/189 2/32 DLCround-PT-07a-CTLFireability-04 419796 m, 83959 m/sec, 8554727 t fired, .
Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/189 4/32 DLCround-PT-07a-CTLFireability-04 865794 m, 89199 m/sec, 17934908 t fired, .
Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/189 6/32 DLCround-PT-07a-CTLFireability-04 1308709 m, 88583 m/sec, 27347249 t fired, .
Time elapsed: 15 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/189 8/32 DLCround-PT-07a-CTLFireability-04 1741631 m, 86584 m/sec, 36554105 t fired, .
Time elapsed: 20 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/189 9/32 DLCround-PT-07a-CTLFireability-04 2166847 m, 85043 m/sec, 45566763 t fired, .
Time elapsed: 25 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/189 11/32 DLCround-PT-07a-CTLFireability-04 2581449 m, 82920 m/sec, 54474148 t fired, .
Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/189 13/32 DLCround-PT-07a-CTLFireability-04 2998254 m, 83361 m/sec, 63431305 t fired, .
Time elapsed: 35 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/189 15/32 DLCround-PT-07a-CTLFireability-04 3424816 m, 85312 m/sec, 72459716 t fired, .
Time elapsed: 40 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/189 16/32 DLCround-PT-07a-CTLFireability-04 3819164 m, 78869 m/sec, 81132031 t fired, .
Time elapsed: 45 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/189 18/32 DLCround-PT-07a-CTLFireability-04 4218829 m, 79933 m/sec, 89884549 t fired, .
Time elapsed: 50 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/189 20/32 DLCround-PT-07a-CTLFireability-04 4606101 m, 77454 m/sec, 98465805 t fired, .
Time elapsed: 55 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/189 21/32 DLCround-PT-07a-CTLFireability-04 4998139 m, 78407 m/sec, 106984750 t fired, .
Time elapsed: 60 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 65/189 23/32 DLCround-PT-07a-CTLFireability-04 5383822 m, 77136 m/sec, 115458926 t fired, .
Time elapsed: 65 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 70/189 24/32 DLCround-PT-07a-CTLFireability-04 5768698 m, 76975 m/sec, 123949706 t fired, .
Time elapsed: 70 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 75/189 26/32 DLCround-PT-07a-CTLFireability-04 6197871 m, 85834 m/sec, 132924014 t fired, .
Time elapsed: 75 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 80/189 28/32 DLCround-PT-07a-CTLFireability-04 6611460 m, 82717 m/sec, 141975473 t fired, .
Time elapsed: 80 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 85/189 30/32 DLCround-PT-07a-CTLFireability-04 7045108 m, 86729 m/sec, 151068871 t fired, .
Time elapsed: 85 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 90/189 31/32 DLCround-PT-07a-CTLFireability-04 7471226 m, 85223 m/sec, 159925098 t fired, .
Time elapsed: 90 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for DLCround-PT-07a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 75 (type EXCL) for 74 DLCround-PT-07a-CTLFireability-14
lola: time limit : 194 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for DLCround-PT-07a-CTLFireability-14
lola: result : true
lola: markings : 147
lola: fired transitions : 3310
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 71 DLCround-PT-07a-CTLFireability-13
lola: time limit : 206 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for DLCround-PT-07a-CTLFireability-13
lola: result : true
lola: markings : 83622
lola: fired transitions : 1772588
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 68 DLCround-PT-07a-CTLFireability-12
lola: time limit : 219 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 4/219 1/32 DLCround-PT-07a-CTLFireability-12 217600 m, 43520 m/sec, 7685186 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 9/219 2/32 DLCround-PT-07a-CTLFireability-12 442159 m, 44911 m/sec, 17002441 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 14/219 3/32 DLCround-PT-07a-CTLFireability-12 644805 m, 40529 m/sec, 25577275 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 19/219 4/32 DLCround-PT-07a-CTLFireability-12 841597 m, 39358 m/sec, 34233023 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 24/219 5/32 DLCround-PT-07a-CTLFireability-12 1029752 m, 37631 m/sec, 42658481 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 29/219 6/32 DLCround-PT-07a-CTLFireability-12 1216552 m, 37360 m/sec, 51061453 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 34/219 6/32 DLCround-PT-07a-CTLFireability-12 1433663 m, 43422 m/sec, 59568739 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 39/219 7/32 DLCround-PT-07a-CTLFireability-12 1654420 m, 44151 m/sec, 67916677 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 44/219 8/32 DLCround-PT-07a-CTLFireability-12 1868234 m, 42762 m/sec, 76173624 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 49/219 9/32 DLCround-PT-07a-CTLFireability-12 2085137 m, 43380 m/sec, 84607436 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 54/219 10/32 DLCround-PT-07a-CTLFireability-12 2291280 m, 41228 m/sec, 93302979 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 59/219 11/32 DLCround-PT-07a-CTLFireability-12 2485796 m, 38903 m/sec, 101861086 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 64/219 12/32 DLCround-PT-07a-CTLFireability-12 2677531 m, 38347 m/sec, 110375283 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 69/219 12/32 DLCround-PT-07a-CTLFireability-12 2862070 m, 36907 m/sec, 118762589 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 74/219 13/32 DLCround-PT-07a-CTLFireability-12 3056495 m, 38885 m/sec, 127235092 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 79/219 14/32 DLCround-PT-07a-CTLFireability-12 3246397 m, 37980 m/sec, 135639888 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 84/219 15/32 DLCround-PT-07a-CTLFireability-12 3439588 m, 38638 m/sec, 144017583 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 89/219 16/32 DLCround-PT-07a-CTLFireability-12 3641621 m, 40406 m/sec, 152345953 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 94/219 16/32 DLCround-PT-07a-CTLFireability-12 3848256 m, 41327 m/sec, 160357059 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 99/219 17/32 DLCround-PT-07a-CTLFireability-12 4032534 m, 36855 m/sec, 168506941 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 104/219 18/32 DLCround-PT-07a-CTLFireability-12 4224213 m, 38335 m/sec, 176659832 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 109/219 19/32 DLCround-PT-07a-CTLFireability-12 4406599 m, 36477 m/sec, 184806138 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 114/219 19/32 DLCround-PT-07a-CTLFireability-12 4591480 m, 36976 m/sec, 192857686 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 119/219 20/32 DLCround-PT-07a-CTLFireability-12 4783360 m, 38376 m/sec, 200953089 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 124/219 21/32 DLCround-PT-07a-CTLFireability-12 4981896 m, 39707 m/sec, 209560108 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 129/219 22/32 DLCround-PT-07a-CTLFireability-12 5236662 m, 50953 m/sec, 218533241 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 134/219 23/32 DLCround-PT-07a-CTLFireability-12 5499995 m, 52666 m/sec, 226988032 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 139/219 24/32 DLCround-PT-07a-CTLFireability-12 5688314 m, 37663 m/sec, 235053648 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 144/219 25/32 DLCround-PT-07a-CTLFireability-12 5874280 m, 37193 m/sec, 243170261 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 149/219 26/32 DLCround-PT-07a-CTLFireability-12 6078086 m, 40761 m/sec, 251802228 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 154/219 26/32 DLCround-PT-07a-CTLFireability-12 6269798 m, 38342 m/sec, 260136523 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 159/219 27/32 DLCround-PT-07a-CTLFireability-12 6454942 m, 37028 m/sec, 268405553 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 164/219 28/32 DLCround-PT-07a-CTLFireability-12 6638053 m, 36622 m/sec, 276673973 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 169/219 29/32 DLCround-PT-07a-CTLFireability-12 6830798 m, 38549 m/sec, 285079311 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 174/219 30/32 DLCround-PT-07a-CTLFireability-12 7018895 m, 37619 m/sec, 293337922 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 179/219 30/32 DLCround-PT-07a-CTLFireability-12 7228565 m, 41934 m/sec, 301282580 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 184/219 31/32 DLCround-PT-07a-CTLFireability-12 7416744 m, 37635 m/sec, 309451953 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 189/219 32/32 DLCround-PT-07a-CTLFireability-12 7596642 m, 35979 m/sec, 317523793 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 69 (type EXCL) for DLCround-PT-07a-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 DLCround-PT-07a-CTLFireability-11
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for DLCround-PT-07a-CTLFireability-11
lola: result : true
lola: markings : 2807
lola: fired transitions : 131217
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 59 DLCround-PT-07a-CTLFireability-09
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for DLCround-PT-07a-CTLFireability-09
lola: result : false
lola: markings : 8
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-07a-CTLFireability-07
lola: time limit : 254 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/254 2/32 DLCround-PT-07a-CTLFireability-07 244164 m, 48832 m/sec, 9067139 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 54 (type EXCL) for DLCround-PT-07a-CTLFireability-07
lola: result : true
lola: markings : 346797
lola: fired transitions : 13335151
lola: time used : 8.000000
lola: memory pages used : 2
lola: LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-07a-CTLFireability-06
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for DLCround-PT-07a-CTLFireability-06
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-07a-CTLFireability-05
lola: time limit : 300 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 2/300 1/32 DLCround-PT-07a-CTLFireability-05 239236 m, 47847 m/sec, 4643985 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 7/300 4/32 DLCround-PT-07a-CTLFireability-05 731226 m, 98398 m/sec, 14375355 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 12/300 6/32 DLCround-PT-07a-CTLFireability-05 1233247 m, 100404 m/sec, 24388655 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 17/300 8/32 DLCround-PT-07a-CTLFireability-05 1712304 m, 95811 m/sec, 33953511 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 22/300 9/32 DLCround-PT-07a-CTLFireability-05 2179186 m, 93376 m/sec, 43315028 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 27/300 11/32 DLCround-PT-07a-CTLFireability-05 2631120 m, 90386 m/sec, 52479980 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 32/300 13/32 DLCround-PT-07a-CTLFireability-05 3086168 m, 91009 m/sec, 61795538 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 37/300 15/32 DLCround-PT-07a-CTLFireability-05 3532396 m, 89245 m/sec, 70946411 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 42/300 17/32 DLCround-PT-07a-CTLFireability-05 3977481 m, 89017 m/sec, 80011985 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 47/300 19/32 DLCround-PT-07a-CTLFireability-05 4429015 m, 90306 m/sec, 89162051 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 52/300 21/32 DLCround-PT-07a-CTLFireability-05 4860532 m, 86303 m/sec, 98115470 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 57/300 22/32 DLCround-PT-07a-CTLFireability-05 5309642 m, 89822 m/sec, 107221277 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 62/300 24/32 DLCround-PT-07a-CTLFireability-05 5752666 m, 88604 m/sec, 116223756 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 67/300 26/32 DLCround-PT-07a-CTLFireability-05 6211153 m, 91697 m/sec, 125452784 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 72/300 28/32 DLCround-PT-07a-CTLFireability-05 6680739 m, 93917 m/sec, 134941461 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 77/300 30/32 DLCround-PT-07a-CTLFireability-05 7148744 m, 93601 m/sec, 144257869 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 82/300 32/32 DLCround-PT-07a-CTLFireability-05 7596439 m, 89539 m/sec, 153339545 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for DLCround-PT-07a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 5 0 0 14 0 0 2
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 9 DLCround-PT-07a-CTLFireability-03
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DLCround-PT-07a-CTLFireability-03
lola: result : true
lola: markings : 24
lola: fired transitions : 212
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-07a-CTLFireability-02
lola: time limit : 535 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/535 2/32 DLCround-PT-07a-CTLFireability-02 364602 m, 72920 m/sec, 9236003 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/535 3/32 DLCround-PT-07a-CTLFireability-02 713924 m, 69864 m/sec, 18040328 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/535 5/32 DLCround-PT-07a-CTLFireability-02 1060910 m, 69397 m/sec, 26682212 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/535 6/32 DLCround-PT-07a-CTLFireability-02 1418321 m, 71482 m/sec, 35733334 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/535 8/32 DLCround-PT-07a-CTLFireability-02 1769859 m, 70307 m/sec, 44565026 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/535 9/32 DLCround-PT-07a-CTLFireability-02 2121102 m, 70248 m/sec, 53307512 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/535 11/32 DLCround-PT-07a-CTLFireability-02 2472321 m, 70243 m/sec, 61997462 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/535 12/32 DLCround-PT-07a-CTLFireability-02 2821304 m, 69796 m/sec, 70805540 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/535 14/32 DLCround-PT-07a-CTLFireability-02 3162024 m, 68144 m/sec, 79359456 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/535 15/32 DLCround-PT-07a-CTLFireability-02 3503583 m, 68311 m/sec, 87918437 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/535 16/32 DLCround-PT-07a-CTLFireability-02 3836620 m, 66607 m/sec, 96364041 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/535 18/32 DLCround-PT-07a-CTLFireability-02 4185105 m, 69697 m/sec, 104756310 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/535 19/32 DLCround-PT-07a-CTLFireability-02 4527081 m, 68395 m/sec, 113252734 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/535 21/32 DLCround-PT-07a-CTLFireability-02 4865556 m, 67695 m/sec, 121680670 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/535 22/32 DLCround-PT-07a-CTLFireability-02 5198551 m, 66599 m/sec, 129846793 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/535 23/32 DLCround-PT-07a-CTLFireability-02 5508822 m, 62054 m/sec, 137502900 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/535 25/32 DLCround-PT-07a-CTLFireability-02 5828200 m, 63875 m/sec, 145294081 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/535 26/32 DLCround-PT-07a-CTLFireability-02 6153059 m, 64971 m/sec, 153214591 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/535 27/32 DLCround-PT-07a-CTLFireability-02 6483868 m, 66161 m/sec, 161285075 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/535 29/32 DLCround-PT-07a-CTLFireability-02 6806850 m, 64596 m/sec, 169436067 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/535 30/32 DLCround-PT-07a-CTLFireability-02 7152007 m, 69031 m/sec, 177726095 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/535 31/32 DLCround-PT-07a-CTLFireability-02 7483079 m, 66214 m/sec, 185840191 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-07a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-07a-CTLFireability-01
lola: time limit : 620 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/620 2/32 DLCround-PT-07a-CTLFireability-01 397384 m, 79476 m/sec, 9560927 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/620 4/32 DLCround-PT-07a-CTLFireability-01 782804 m, 77084 m/sec, 18887435 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/620 5/32 DLCround-PT-07a-CTLFireability-01 1165522 m, 76543 m/sec, 28182403 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/620 7/32 DLCround-PT-07a-CTLFireability-01 1548395 m, 76574 m/sec, 37286263 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/620 8/32 DLCround-PT-07a-CTLFireability-01 1919159 m, 74152 m/sec, 46081806 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/620 10/32 DLCround-PT-07a-CTLFireability-01 2284050 m, 72978 m/sec, 54873075 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/620 11/32 DLCround-PT-07a-CTLFireability-01 2651521 m, 73494 m/sec, 63644713 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/620 13/32 DLCround-PT-07a-CTLFireability-01 3019182 m, 73532 m/sec, 72505973 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/620 14/32 DLCround-PT-07a-CTLFireability-01 3378413 m, 71846 m/sec, 81128681 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/620 16/32 DLCround-PT-07a-CTLFireability-01 3741164 m, 72550 m/sec, 89780213 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/620 17/32 DLCround-PT-07a-CTLFireability-01 4097003 m, 71167 m/sec, 98189294 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/620 19/32 DLCround-PT-07a-CTLFireability-01 4439083 m, 68416 m/sec, 106386812 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/620 20/32 DLCround-PT-07a-CTLFireability-01 4775168 m, 67217 m/sec, 114412278 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/620 22/32 DLCround-PT-07a-CTLFireability-01 5112833 m, 67533 m/sec, 122449297 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/620 23/32 DLCround-PT-07a-CTLFireability-01 5456943 m, 68822 m/sec, 130645573 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/620 24/32 DLCround-PT-07a-CTLFireability-01 5802170 m, 69045 m/sec, 138707887 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/620 26/32 DLCround-PT-07a-CTLFireability-01 6151530 m, 69872 m/sec, 146963044 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/620 27/32 DLCround-PT-07a-CTLFireability-01 6514581 m, 72610 m/sec, 155748510 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/620 29/32 DLCround-PT-07a-CTLFireability-01 6873458 m, 71775 m/sec, 164385399 t fired, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/620 30/32 DLCround-PT-07a-CTLFireability-01 7238577 m, 73023 m/sec, 173060998 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/620 32/32 DLCround-PT-07a-CTLFireability-01 7603421 m, 72968 m/sec, 181783507 t fired, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DLCround-PT-07a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-07a-CTLFireability-00
lola: time limit : 747 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/747 1/32 DLCround-PT-07a-CTLFireability-00 201063 m, 40212 m/sec, 10044782 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/747 2/32 DLCround-PT-07a-CTLFireability-00 356211 m, 31029 m/sec, 17059630 t fired, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/747 3/32 DLCround-PT-07a-CTLFireability-00 537770 m, 36311 m/sec, 23396711 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/747 3/32 DLCround-PT-07a-CTLFireability-00 707626 m, 33971 m/sec, 29367556 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/747 4/32 DLCround-PT-07a-CTLFireability-00 879821 m, 34439 m/sec, 35524224 t fired, .
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/747 5/32 DLCround-PT-07a-CTLFireability-00 1050880 m, 34211 m/sec, 41724266 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/747 6/32 DLCround-PT-07a-CTLFireability-00 1221555 m, 34135 m/sec, 47915401 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/747 6/32 DLCround-PT-07a-CTLFireability-00 1418927 m, 39474 m/sec, 53943463 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/747 7/32 DLCround-PT-07a-CTLFireability-00 1613083 m, 38831 m/sec, 59929244 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/747 8/32 DLCround-PT-07a-CTLFireability-00 1762814 m, 29946 m/sec, 64713230 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/747 8/32 DLCround-PT-07a-CTLFireability-00 1912167 m, 29870 m/sec, 69486912 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/747 9/32 DLCround-PT-07a-CTLFireability-00 2075169 m, 32600 m/sec, 74867179 t fired, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/747 10/32 DLCround-PT-07a-CTLFireability-00 2230808 m, 31127 m/sec, 80233994 t fired, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/747 10/32 DLCround-PT-07a-CTLFireability-00 2398193 m, 33477 m/sec, 86160180 t fired, .
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/747 11/32 DLCround-PT-07a-CTLFireability-00 2540086 m, 28378 m/sec, 91254480 t fired, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/747 12/32 DLCround-PT-07a-CTLFireability-00 2678912 m, 27765 m/sec, 96249401 t fired, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/747 12/32 DLCround-PT-07a-CTLFireability-00 2826192 m, 29456 m/sec, 101624595 t fired, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/747 13/32 DLCround-PT-07a-CTLFireability-00 2958010 m, 26363 m/sec, 106279035 t fired, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/747 13/32 DLCround-PT-07a-CTLFireability-00 3094318 m, 27261 m/sec, 111212734 t fired, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/747 14/32 DLCround-PT-07a-CTLFireability-00 3244567 m, 30049 m/sec, 116545465 t fired, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/747 14/32 DLCround-PT-07a-CTLFireability-00 3376609 m, 26408 m/sec, 121209189 t fired, .
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/747 16/32 DLCround-PT-07a-CTLFireability-00 3632262 m, 51130 m/sec, 128396898 t fired, .
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/747 16/32 DLCround-PT-07a-CTLFireability-00 3660220 m, 5591 m/sec, 136985304 t fired, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/747 16/32 DLCround-PT-07a-CTLFireability-00 3820260 m, 32008 m/sec, 143865009 t fired, .
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/747 17/32 DLCround-PT-07a-CTLFireability-00 4007605 m, 37469 m/sec, 150610717 t fired, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/747 18/32 DLCround-PT-07a-CTLFireability-00 4122370 m, 22953 m/sec, 156810625 t fired, .
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/747 18/32 DLCround-PT-07a-CTLFireability-00 4284585 m, 32443 m/sec, 162809287 t fired, .
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/747 19/32 DLCround-PT-07a-CTLFireability-00 4408392 m, 24761 m/sec, 168348713 t fired, .
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/747 19/32 DLCround-PT-07a-CTLFireability-00 4579691 m, 34259 m/sec, 174766397 t fired, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/747 20/32 DLCround-PT-07a-CTLFireability-00 4715347 m, 27131 m/sec, 179715495 t fired, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/747 21/32 DLCround-PT-07a-CTLFireability-00 4859457 m, 28822 m/sec, 185383308 t fired, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 160/747 21/32 DLCround-PT-07a-CTLFireability-00 4993121 m, 26732 m/sec, 190208274 t fired, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 165/747 22/32 DLCround-PT-07a-CTLFireability-00 5156970 m, 32769 m/sec, 195635340 t fired, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 170/747 23/32 DLCround-PT-07a-CTLFireability-00 5323317 m, 33269 m/sec, 201054192 t fired, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 175/747 23/32 DLCround-PT-07a-CTLFireability-00 5487159 m, 32768 m/sec, 207142375 t fired, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 180/747 24/32 DLCround-PT-07a-CTLFireability-00 5611395 m, 24847 m/sec, 211287672 t fired, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 185/747 24/32 DLCround-PT-07a-CTLFireability-00 5757784 m, 29277 m/sec, 216940417 t fired, .
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 190/747 25/32 DLCround-PT-07a-CTLFireability-00 5883007 m, 25044 m/sec, 221732759 t fired, .
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 195/747 25/32 DLCround-PT-07a-CTLFireability-00 6018427 m, 27084 m/sec, 226874672 t fired, .
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 203/747 26/32 DLCround-PT-07a-CTLFireability-00 6070430 m, 10400 m/sec, 228932533 t fired, .
Time elapsed: 813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07a-CTLFireability-06: EXEF true state space /EXEF
DLCround-PT-07a-CTLFireability-07: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-08: EF true findpath
DLCround-PT-07a-CTLFireability-09: CTL false CTL model checker
DLCround-PT-07a-CTLFireability-11: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-13: CTL true CTL model checker
DLCround-PT-07a-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-03: CONJ 0 1 0 0 15 0 0 5
DLCround-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
DLCround-PT-07a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 213/747 26/32 DLCround-PT-07a-CTLFireability-00 6113302 m, 8574 m/sec, 230591026 t fired, .
Time elapsed: 823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 376 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-07a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-07a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477200682"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-07a.tgz
mv DLCround-PT-07a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;