fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814477200666
Last Updated
May 14, 2023

About the Execution of LoLA for DLCround-PT-06a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16225.812 415373.00 395939.00 11327.50 ???F???????????F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477200666.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-06a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477200666
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 796K
-rw-r--r-- 1 mcc users 6.8K Feb 25 18:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 25 18:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 18:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 18:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 19:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 25 19:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Feb 25 18:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 18:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 325K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06a-CTLFireability-00
FORMULA_NAME DLCround-PT-06a-CTLFireability-01
FORMULA_NAME DLCround-PT-06a-CTLFireability-02
FORMULA_NAME DLCround-PT-06a-CTLFireability-03
FORMULA_NAME DLCround-PT-06a-CTLFireability-04
FORMULA_NAME DLCround-PT-06a-CTLFireability-05
FORMULA_NAME DLCround-PT-06a-CTLFireability-06
FORMULA_NAME DLCround-PT-06a-CTLFireability-07
FORMULA_NAME DLCround-PT-06a-CTLFireability-08
FORMULA_NAME DLCround-PT-06a-CTLFireability-09
FORMULA_NAME DLCround-PT-06a-CTLFireability-10
FORMULA_NAME DLCround-PT-06a-CTLFireability-11
FORMULA_NAME DLCround-PT-06a-CTLFireability-12
FORMULA_NAME DLCround-PT-06a-CTLFireability-13
FORMULA_NAME DLCround-PT-06a-CTLFireability-14
FORMULA_NAME DLCround-PT-06a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678314834034

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-06a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-06a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DLCround-PT-06a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678315249407

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 58 (type SKEL/FNDP) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/EQUN) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type SKEL/SRCH) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/SRCH) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 58 (type SKEL/FNDP) for DLCround-PT-06a-CTLFireability-03
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 59 (type EQUN) for DLCround-PT-06a-CTLFireability-03 (obsolete)
lola: CANCELED task # 60 (type SRCH) for DLCround-PT-06a-CTLFireability-03 (obsolete)
lola: CANCELED task # 61 (type SRCH) for DLCround-PT-06a-CTLFireability-03 (obsolete)
lola: FINISHED task # 60 (type SKEL/SRCH) for DLCround-PT-06a-CTLFireability-03
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 61 (type SKEL/SRCH) for DLCround-PT-06a-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 59 (type SKEL/EQUN) for DLCround-PT-06a-CTLFireability-03
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type SKEL/FNDP) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/EQUN) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type SKEL/SRCH) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/SRCH) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type SKEL/SRCH) for DLCround-PT-06a-CTLFireability-10
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for DLCround-PT-06a-CTLFireability-10 (obsolete)
lola: CANCELED task # 64 (type EQUN) for DLCround-PT-06a-CTLFireability-10 (obsolete)
lola: CANCELED task # 66 (type SRCH) for DLCround-PT-06a-CTLFireability-10 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 63 (type SKEL/FNDP) for DLCround-PT-06a-CTLFireability-10
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-64.sara.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 66 (type SKEL/SRCH) for DLCround-PT-06a-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic

lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 64 (type SKEL/EQUN) for DLCround-PT-06a-CTLFireability-10
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-06a-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 68 (type FNDP) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SRCH) for 9 DLCround-PT-06a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 71 (type SRCH) for DLCround-PT-06a-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type FNDP) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 68 (type FNDP) for DLCround-PT-06a-CTLFireability-03
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 69 (type EQUN) for DLCround-PT-06a-CTLFireability-03 (obsolete)
lola: LAUNCH task # 73 (type EQUN) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 34 DLCround-PT-06a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type EQUN) for DLCround-PT-06a-CTLFireability-03
lola: result : unknown
lola: FINISHED task # 75 (type SRCH) for DLCround-PT-06a-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 72 (type FNDP) for DLCround-PT-06a-CTLFireability-10
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 73 (type EQUN) for DLCround-PT-06a-CTLFireability-10 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/CTLFireability-73.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 73 (type EQUN) for DLCround-PT-06a-CTLFireability-10
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:736
lola: rewrite Frontend/Parser/formula_rewrite.k:696
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/240 2/32 DLCround-PT-06a-CTLFireability-02 245946 m, 49189 m/sec, 7725708 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/240 3/32 DLCround-PT-06a-CTLFireability-02 510170 m, 52844 m/sec, 16039330 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/240 4/32 DLCround-PT-06a-CTLFireability-02 755413 m, 49048 m/sec, 24368818 t fired, .

Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/240 5/32 DLCround-PT-06a-CTLFireability-02 987828 m, 46483 m/sec, 32561000 t fired, .

Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/240 5/32 DLCround-PT-06a-CTLFireability-02 1197118 m, 41858 m/sec, 41300813 t fired, .

Time elapsed: 25 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/240 6/32 DLCround-PT-06a-CTLFireability-02 1400383 m, 40653 m/sec, 49593611 t fired, .

Time elapsed: 30 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/240 7/32 DLCround-PT-06a-CTLFireability-02 1601310 m, 40185 m/sec, 57771628 t fired, .

Time elapsed: 35 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/240 8/32 DLCround-PT-06a-CTLFireability-02 1805433 m, 40824 m/sec, 65935947 t fired, .

Time elapsed: 40 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/240 9/32 DLCround-PT-06a-CTLFireability-02 1998530 m, 38619 m/sec, 74061880 t fired, .

Time elapsed: 45 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/240 10/32 DLCround-PT-06a-CTLFireability-02 2206308 m, 41555 m/sec, 82606774 t fired, .

Time elapsed: 50 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/240 11/32 DLCround-PT-06a-CTLFireability-02 2438221 m, 46382 m/sec, 90620716 t fired, .

Time elapsed: 55 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/240 11/32 DLCround-PT-06a-CTLFireability-02 2655391 m, 43434 m/sec, 98787071 t fired, .

Time elapsed: 60 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/240 12/32 DLCround-PT-06a-CTLFireability-02 2857414 m, 40404 m/sec, 106923148 t fired, .

Time elapsed: 65 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/240 13/32 DLCround-PT-06a-CTLFireability-02 3076830 m, 43883 m/sec, 114713713 t fired, .

Time elapsed: 70 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/240 14/32 DLCround-PT-06a-CTLFireability-02 3287261 m, 42086 m/sec, 122767104 t fired, .

Time elapsed: 75 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/240 15/32 DLCround-PT-06a-CTLFireability-02 3482940 m, 39135 m/sec, 130917839 t fired, .

Time elapsed: 80 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/240 16/32 DLCround-PT-06a-CTLFireability-02 3689406 m, 41293 m/sec, 138848306 t fired, .

Time elapsed: 85 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/240 17/32 DLCround-PT-06a-CTLFireability-02 3888329 m, 39784 m/sec, 146781503 t fired, .

Time elapsed: 90 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/240 18/32 DLCround-PT-06a-CTLFireability-02 4151339 m, 52602 m/sec, 154718016 t fired, .

Time elapsed: 95 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/240 19/32 DLCround-PT-06a-CTLFireability-02 4389515 m, 47635 m/sec, 162742680 t fired, .

Time elapsed: 100 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/240 20/32 DLCround-PT-06a-CTLFireability-02 4616286 m, 45354 m/sec, 170459393 t fired, .

Time elapsed: 105 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/240 20/32 DLCround-PT-06a-CTLFireability-02 4819148 m, 40572 m/sec, 178306577 t fired, .

Time elapsed: 110 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/240 21/32 DLCround-PT-06a-CTLFireability-02 5055679 m, 47306 m/sec, 185876314 t fired, .

Time elapsed: 115 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 120/240 22/32 DLCround-PT-06a-CTLFireability-02 5284727 m, 45809 m/sec, 193860070 t fired, .

Time elapsed: 120 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 125/240 23/32 DLCround-PT-06a-CTLFireability-02 5486117 m, 40278 m/sec, 202128965 t fired, .

Time elapsed: 125 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 130/240 24/32 DLCround-PT-06a-CTLFireability-02 5693480 m, 41472 m/sec, 210375442 t fired, .

Time elapsed: 130 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 135/240 25/32 DLCround-PT-06a-CTLFireability-02 5910997 m, 43503 m/sec, 218195785 t fired, .

Time elapsed: 135 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 140/240 26/32 DLCround-PT-06a-CTLFireability-02 6134308 m, 44662 m/sec, 225656790 t fired, .

Time elapsed: 140 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 145/240 27/32 DLCround-PT-06a-CTLFireability-02 6341530 m, 41444 m/sec, 233038080 t fired, .

Time elapsed: 145 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 150/240 28/32 DLCround-PT-06a-CTLFireability-02 6542909 m, 40275 m/sec, 240848181 t fired, .

Time elapsed: 150 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 155/240 28/32 DLCround-PT-06a-CTLFireability-02 6744077 m, 40233 m/sec, 248680122 t fired, .

Time elapsed: 155 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 160/240 29/32 DLCround-PT-06a-CTLFireability-02 6935040 m, 38192 m/sec, 256267125 t fired, .

Time elapsed: 160 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 165/240 30/32 DLCround-PT-06a-CTLFireability-02 7128291 m, 38650 m/sec, 264404326 t fired, .

Time elapsed: 165 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 170/240 31/32 DLCround-PT-06a-CTLFireability-02 7322791 m, 38900 m/sec, 272292535 t fired, .

Time elapsed: 170 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 175/240 32/32 DLCround-PT-06a-CTLFireability-02 7507067 m, 36855 m/sec, 280199809 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 180/240 32/32 DLCround-PT-06a-CTLFireability-02 7723620 m, 43310 m/sec, 287607968 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-06a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-06a-CTLFireability-15
lola: time limit : 243 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DLCround-PT-06a-CTLFireability-15
lola: result : false
lola: markings : 53428
lola: fired transitions : 1030649
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-06a-CTLFireability-14
lola: time limit : 262 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/262 2/32 DLCround-PT-06a-CTLFireability-14 480118 m, 96023 m/sec, 8872321 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/262 4/32 DLCround-PT-06a-CTLFireability-14 841203 m, 72217 m/sec, 15915130 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/262 6/32 DLCround-PT-06a-CTLFireability-14 1298927 m, 91544 m/sec, 22470886 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/262 8/32 DLCround-PT-06a-CTLFireability-14 1724169 m, 85048 m/sec, 29332449 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/262 9/32 DLCround-PT-06a-CTLFireability-14 2030539 m, 61274 m/sec, 36384266 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/262 10/32 DLCround-PT-06a-CTLFireability-14 2338728 m, 61637 m/sec, 43053243 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/262 11/32 DLCround-PT-06a-CTLFireability-14 2635448 m, 59344 m/sec, 49808236 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/262 12/32 DLCround-PT-06a-CTLFireability-14 2851495 m, 43209 m/sec, 57344300 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/262 13/32 DLCround-PT-06a-CTLFireability-14 2988962 m, 27493 m/sec, 65923384 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/262 13/32 DLCround-PT-06a-CTLFireability-14 3136331 m, 29473 m/sec, 73818089 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/262 14/32 DLCround-PT-06a-CTLFireability-14 3290863 m, 30906 m/sec, 81652254 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 60/262 15/32 DLCround-PT-06a-CTLFireability-14 3539141 m, 49655 m/sec, 89476377 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 65/262 16/32 DLCround-PT-06a-CTLFireability-14 3720884 m, 36348 m/sec, 97137742 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 70/262 17/32 DLCround-PT-06a-CTLFireability-14 3900579 m, 35939 m/sec, 105403039 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 75/262 18/32 DLCround-PT-06a-CTLFireability-14 4150239 m, 49932 m/sec, 112776380 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 80/262 19/32 DLCround-PT-06a-CTLFireability-14 4445750 m, 59102 m/sec, 119892757 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 85/262 20/32 DLCround-PT-06a-CTLFireability-14 4732927 m, 57435 m/sec, 126434878 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 90/262 21/32 DLCround-PT-06a-CTLFireability-14 4983432 m, 50101 m/sec, 133857590 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 95/262 22/32 DLCround-PT-06a-CTLFireability-14 5198668 m, 43047 m/sec, 141406332 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 100/262 23/32 DLCround-PT-06a-CTLFireability-14 5487846 m, 57835 m/sec, 148079176 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 105/262 24/32 DLCround-PT-06a-CTLFireability-14 5795889 m, 61608 m/sec, 154972211 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 110/262 25/32 DLCround-PT-06a-CTLFireability-14 6025773 m, 45976 m/sec, 162507241 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 115/262 26/32 DLCround-PT-06a-CTLFireability-14 6236209 m, 42087 m/sec, 170448235 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 120/262 27/32 DLCround-PT-06a-CTLFireability-14 6478490 m, 48456 m/sec, 177871471 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 125/262 28/32 DLCround-PT-06a-CTLFireability-14 6695206 m, 43343 m/sec, 185401686 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 130/262 29/32 DLCround-PT-06a-CTLFireability-14 6960295 m, 53017 m/sec, 192394149 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 135/262 31/32 DLCround-PT-06a-CTLFireability-14 7316817 m, 71304 m/sec, 198423840 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 140/262 32/32 DLCround-PT-06a-CTLFireability-14 7667788 m, 70194 m/sec, 204274599 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for DLCround-PT-06a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-06a-CTLFireability-12
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/272 1/32 DLCround-PT-06a-CTLFireability-12 59247 m, 11849 m/sec, 938415 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/272 1/32 DLCround-PT-06a-CTLFireability-12 116557 m, 11462 m/sec, 1854181 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/272 1/32 DLCround-PT-06a-CTLFireability-12 171523 m, 10993 m/sec, 2754080 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/272 1/32 DLCround-PT-06a-CTLFireability-12 217794 m, 9254 m/sec, 3640585 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/272 2/32 DLCround-PT-06a-CTLFireability-12 281706 m, 12782 m/sec, 4598681 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 32/272 2/32 DLCround-PT-06a-CTLFireability-12 342879 m, 12234 m/sec, 5383412 t fired, .

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 37/272 2/32 DLCround-PT-06a-CTLFireability-12 394654 m, 10355 m/sec, 5942740 t fired, .

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 42/272 2/32 DLCround-PT-06a-CTLFireability-12 432005 m, 7470 m/sec, 6431549 t fired, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 47/272 2/32 DLCround-PT-06a-CTLFireability-12 459501 m, 5499 m/sec, 6779246 t fired, .

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 52/272 3/32 DLCround-PT-06a-CTLFireability-12 496603 m, 7420 m/sec, 7251884 t fired, .

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 57/272 3/32 DLCround-PT-06a-CTLFireability-12 539982 m, 8675 m/sec, 7833963 t fired, .

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 62/272 3/32 DLCround-PT-06a-CTLFireability-12 580916 m, 8186 m/sec, 8297527 t fired, .

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 68/272 3/32 DLCround-PT-06a-CTLFireability-12 656442 m, 15105 m/sec, 9048445 t fired, .

Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 73/272 3/32 DLCround-PT-06a-CTLFireability-12 695032 m, 7718 m/sec, 9535044 t fired, .

Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06a-CTLFireability-03: CONJ false findpath
DLCround-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-10: CONJ 0 1 0 0 8 0 0 1
DLCround-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 79/272 4/32 DLCround-PT-06a-CTLFireability-12 735079 m, 8009 m/sec, 10037120 t fired, .

Time elapsed: 409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 377 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-06a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477200666"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06a.tgz
mv DLCround-PT-06a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;