About the Execution of LoLA for DLCflexbar-PT-8b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 3130051.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100610.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-8b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100610
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 20M
-rw-r--r-- 1 mcc users 7.6K Feb 25 14:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 25 14:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 14:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 14:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.1K Feb 25 15:00 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 25 15:00 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Feb 25 14:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 25 14:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 20M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-8b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678306647422
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-8b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-8b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
BK_STOP 1678309777473
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 76.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 79.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 75.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 83.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 70.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 73.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 69.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 71.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 71.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 315.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-8b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-8b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-8b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 375 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-8b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-8b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100610"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-8b.tgz
mv DLCflexbar-PT-8b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;