MCC'2023- Execution of r102-tall-167814477100585

About the Execution of LoLA for DLCflexbar-PT-7a

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	466462.00	0.00	0.00	T??F???T?TT??TF?	normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100585.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-7a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100585
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.7M
-rw-r--r-- 1 mcc users 7.8K Feb 25 20:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 20:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 18:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 18:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 03:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 175K Feb 26 03:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 00:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 00:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.2M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-00
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-01
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-02
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-03
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-04
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-05
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-06
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-07
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-08
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-09
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-10
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-11
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-12
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-13
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-14
FORMULA_NAME DLCflexbar-PT-7a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678303373859

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-7a
Not applying reductions.
Model is PT
CTLCardinality PT
starting LoLA
BK_INPUT DLCflexbar-PT-7a
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution

FORMULA DLCflexbar-PT-7a-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-CTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-CTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678303840321

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 DLCflexbar-PT-7a-CTLCardinality-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type CNST) for 31 DLCflexbar-PT-7a-CTLCardinality-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type CNST) for 34 DLCflexbar-PT-7a-CTLCardinality-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 48 (type CNST) for 47 DLCflexbar-PT-7a-CTLCardinality-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 48 (type CNST) for DLCflexbar-PT-7a-CTLCardinality-13
lola: result : true
lola: FINISHED task # 35 (type CNST) for DLCflexbar-PT-7a-CTLCardinality-10
lola: result : true
lola: FINISHED task # 32 (type CNST) for DLCflexbar-PT-7a-CTLCardinality-09
lola: result : true
lola: FINISHED task # 10 (type CNST) for DLCflexbar-PT-7a-CTLCardinality-03
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 51 (type CNST) for 50 DLCflexbar-PT-7a-CTLCardinality-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 51 (type CNST) for DLCflexbar-PT-7a-CTLCardinality-14
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 99 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type EXCL) for 0 DLCflexbar-PT-7a-CTLCardinality-00
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for DLCflexbar-PT-7a-CTLCardinality-00
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 26 (type EXCL) for 25 DLCflexbar-PT-7a-CTLCardinality-07
lola: time limit : 289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 0/289 0/32 DLCflexbar-PT-7a-CTLCardinality-07 --

Time elapsed: 126 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 26 (type EXCL) for DLCflexbar-PT-7a-CTLCardinality-07
lola: result : true
lola: markings : 2
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 DLCflexbar-PT-7a-CTLCardinality-05
lola: time limit : 315 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 1 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/315 1/32 DLCflexbar-PT-7a-CTLCardinality-05 17296 m, 3459 m/sec, 1673109 t fired, .

Time elapsed: 131 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/315 1/32 DLCflexbar-PT-7a-CTLCardinality-05 50242 m, 6589 m/sec, 5193963 t fired, .

Time elapsed: 136 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/315 1/32 DLCflexbar-PT-7a-CTLCardinality-05 84656 m, 6882 m/sec, 8919618 t fired, .

Time elapsed: 141 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/315 1/32 DLCflexbar-PT-7a-CTLCardinality-05 119158 m, 6900 m/sec, 12602591 t fired, .

Time elapsed: 146 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/315 1/32 DLCflexbar-PT-7a-CTLCardinality-05 153525 m, 6873 m/sec, 16269969 t fired, .

Time elapsed: 151 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/315 1/32 DLCflexbar-PT-7a-CTLCardinality-05 187123 m, 6719 m/sec, 19880136 t fired, .

Time elapsed: 156 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 35/315 2/32 DLCflexbar-PT-7a-CTLCardinality-05 220618 m, 6699 m/sec, 23499249 t fired, .

Time elapsed: 161 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 40/315 2/32 DLCflexbar-PT-7a-CTLCardinality-05 254211 m, 6718 m/sec, 27112891 t fired, .

Time elapsed: 166 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 45/315 2/32 DLCflexbar-PT-7a-CTLCardinality-05 287650 m, 6687 m/sec, 30696165 t fired, .

Time elapsed: 171 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 50/315 2/32 DLCflexbar-PT-7a-CTLCardinality-05 321238 m, 6717 m/sec, 34282354 t fired, .

Time elapsed: 176 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 55/315 2/32 DLCflexbar-PT-7a-CTLCardinality-05 354130 m, 6578 m/sec, 37799002 t fired, .

Time elapsed: 181 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 60/315 2/32 DLCflexbar-PT-7a-CTLCardinality-05 386736 m, 6521 m/sec, 41299483 t fired, .

Time elapsed: 186 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 65/315 2/32 DLCflexbar-PT-7a-CTLCardinality-05 418485 m, 6349 m/sec, 44748083 t fired, .

Time elapsed: 191 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 70/315 3/32 DLCflexbar-PT-7a-CTLCardinality-05 451528 m, 6608 m/sec, 48274538 t fired, .

Time elapsed: 196 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 75/315 3/32 DLCflexbar-PT-7a-CTLCardinality-05 483995 m, 6493 m/sec, 51755624 t fired, .

Time elapsed: 201 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 80/315 3/32 DLCflexbar-PT-7a-CTLCardinality-05 516432 m, 6487 m/sec, 55260786 t fired, .

Time elapsed: 206 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 85/315 3/32 DLCflexbar-PT-7a-CTLCardinality-05 548892 m, 6492 m/sec, 58776335 t fired, .

Time elapsed: 211 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 90/315 3/32 DLCflexbar-PT-7a-CTLCardinality-05 580893 m, 6400 m/sec, 62253040 t fired, .

Time elapsed: 216 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 95/315 3/32 DLCflexbar-PT-7a-CTLCardinality-05 613823 m, 6586 m/sec, 65789649 t fired, .

Time elapsed: 221 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 100/315 3/32 DLCflexbar-PT-7a-CTLCardinality-05 646800 m, 6595 m/sec, 69335737 t fired, .

Time elapsed: 226 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 105/315 4/32 DLCflexbar-PT-7a-CTLCardinality-05 679945 m, 6629 m/sec, 72864536 t fired, .

Time elapsed: 231 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 110/315 4/32 DLCflexbar-PT-7a-CTLCardinality-05 712884 m, 6587 m/sec, 76433641 t fired, .

Time elapsed: 236 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 115/315 4/32 DLCflexbar-PT-7a-CTLCardinality-05 746157 m, 6654 m/sec, 79996225 t fired, .

Time elapsed: 241 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 120/315 4/32 DLCflexbar-PT-7a-CTLCardinality-05 779453 m, 6659 m/sec, 83563265 t fired, .

Time elapsed: 246 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 125/315 4/32 DLCflexbar-PT-7a-CTLCardinality-05 811883 m, 6486 m/sec, 87076373 t fired, .

Time elapsed: 251 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 130/315 4/32 DLCflexbar-PT-7a-CTLCardinality-05 844749 m, 6573 m/sec, 90631641 t fired, .

Time elapsed: 256 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 135/315 5/32 DLCflexbar-PT-7a-CTLCardinality-05 879089 m, 6868 m/sec, 94278012 t fired, .

Time elapsed: 261 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 140/315 5/32 DLCflexbar-PT-7a-CTLCardinality-05 913022 m, 6786 m/sec, 97917384 t fired, .

Time elapsed: 266 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 145/315 5/32 DLCflexbar-PT-7a-CTLCardinality-05 946481 m, 6691 m/sec, 101520622 t fired, .

Time elapsed: 271 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 150/315 5/32 DLCflexbar-PT-7a-CTLCardinality-05 980182 m, 6740 m/sec, 105113925 t fired, .

Time elapsed: 276 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 155/315 5/32 DLCflexbar-PT-7a-CTLCardinality-05 1013604 m, 6684 m/sec, 108729506 t fired, .

Time elapsed: 281 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 160/315 5/32 DLCflexbar-PT-7a-CTLCardinality-05 1046664 m, 6612 m/sec, 112283377 t fired, .

Time elapsed: 286 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 165/315 5/32 DLCflexbar-PT-7a-CTLCardinality-05 1079431 m, 6553 m/sec, 115867569 t fired, .

Time elapsed: 291 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 170/315 6/32 DLCflexbar-PT-7a-CTLCardinality-05 1112416 m, 6597 m/sec, 119452868 t fired, .

Time elapsed: 296 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 175/315 6/32 DLCflexbar-PT-7a-CTLCardinality-05 1146154 m, 6747 m/sec, 123062884 t fired, .

Time elapsed: 301 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 180/315 6/32 DLCflexbar-PT-7a-CTLCardinality-05 1179712 m, 6711 m/sec, 126664472 t fired, .

Time elapsed: 306 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 185/315 6/32 DLCflexbar-PT-7a-CTLCardinality-05 1212657 m, 6589 m/sec, 130209884 t fired, .

Time elapsed: 311 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 190/315 6/32 DLCflexbar-PT-7a-CTLCardinality-05 1245856 m, 6639 m/sec, 133756337 t fired, .

Time elapsed: 316 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 195/315 6/32 DLCflexbar-PT-7a-CTLCardinality-05 1278838 m, 6596 m/sec, 137315280 t fired, .

Time elapsed: 321 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 200/315 7/32 DLCflexbar-PT-7a-CTLCardinality-05 1311447 m, 6521 m/sec, 140814848 t fired, .

Time elapsed: 326 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 205/315 7/32 DLCflexbar-PT-7a-CTLCardinality-05 1343640 m, 6438 m/sec, 144333899 t fired, .

Time elapsed: 331 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 210/315 7/32 DLCflexbar-PT-7a-CTLCardinality-05 1376103 m, 6492 m/sec, 147868585 t fired, .

Time elapsed: 336 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 215/315 7/32 DLCflexbar-PT-7a-CTLCardinality-05 1409382 m, 6655 m/sec, 151424268 t fired, .

Time elapsed: 341 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 220/315 7/32 DLCflexbar-PT-7a-CTLCardinality-05 1442620 m, 6647 m/sec, 155004793 t fired, .

Time elapsed: 346 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 225/315 7/32 DLCflexbar-PT-7a-CTLCardinality-05 1475774 m, 6630 m/sec, 158559700 t fired, .

Time elapsed: 351 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 230/315 7/32 DLCflexbar-PT-7a-CTLCardinality-05 1507860 m, 6417 m/sec, 161984913 t fired, .

Time elapsed: 356 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 235/315 8/32 DLCflexbar-PT-7a-CTLCardinality-05 1539942 m, 6416 m/sec, 165442356 t fired, .

Time elapsed: 361 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 240/315 8/32 DLCflexbar-PT-7a-CTLCardinality-05 1571619 m, 6335 m/sec, 168846797 t fired, .

Time elapsed: 366 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 245/315 8/32 DLCflexbar-PT-7a-CTLCardinality-05 1600016 m, 5679 m/sec, 171938032 t fired, .

Time elapsed: 371 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 250/315 8/32 DLCflexbar-PT-7a-CTLCardinality-05 1628749 m, 5746 m/sec, 175064086 t fired, .

Time elapsed: 376 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 255/315 8/32 DLCflexbar-PT-7a-CTLCardinality-05 1653195 m, 4889 m/sec, 177733223 t fired, .

Time elapsed: 381 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 260/315 8/32 DLCflexbar-PT-7a-CTLCardinality-05 1685087 m, 6378 m/sec, 181143222 t fired, .

Time elapsed: 386 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 265/315 8/32 DLCflexbar-PT-7a-CTLCardinality-05 1713290 m, 5640 m/sec, 184181508 t fired, .

Time elapsed: 391 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 270/315 9/32 DLCflexbar-PT-7a-CTLCardinality-05 1739067 m, 5155 m/sec, 186947095 t fired, .

Time elapsed: 396 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 275/315 9/32 DLCflexbar-PT-7a-CTLCardinality-05 1768141 m, 5814 m/sec, 190062304 t fired, .

Time elapsed: 401 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 280/315 9/32 DLCflexbar-PT-7a-CTLCardinality-05 1798161 m, 6004 m/sec, 193274990 t fired, .

Time elapsed: 406 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 285/315 9/32 DLCflexbar-PT-7a-CTLCardinality-05 1820705 m, 4508 m/sec, 195714676 t fired, .

Time elapsed: 411 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 290/315 9/32 DLCflexbar-PT-7a-CTLCardinality-05 1847461 m, 5351 m/sec, 198578880 t fired, .

Time elapsed: 416 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 295/315 9/32 DLCflexbar-PT-7a-CTLCardinality-05 1877126 m, 5933 m/sec, 201822425 t fired, .

Time elapsed: 421 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 300/315 9/32 DLCflexbar-PT-7a-CTLCardinality-05 1904644 m, 5503 m/sec, 204815885 t fired, .

Time elapsed: 426 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 305/315 9/32 DLCflexbar-PT-7a-CTLCardinality-05 1935284 m, 6128 m/sec, 208137475 t fired, .

Time elapsed: 431 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 310/315 10/32 DLCflexbar-PT-7a-CTLCardinality-05 1963347 m, 5612 m/sec, 211089412 t fired, .

Time elapsed: 436 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 315/315 10/32 DLCflexbar-PT-7a-CTLCardinality-05 1993316 m, 5993 m/sec, 214231694 t fired, .

Time elapsed: 441 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for DLCflexbar-PT-7a-CTLCardinality-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 446 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 DLCflexbar-PT-7a-CTLCardinality-15
lola: time limit : 315 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 18 (type EXCL) for 15 DLCflexbar-PT-7a-CTLCardinality-05
lola: time limit : 3154 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 3/3154 1/5 DLCflexbar-PT-7a-CTLCardinality-05 14592 m, -395744 m/sec, 1404725 t fired, .
54 CTL EXCL 5/315 1/32 DLCflexbar-PT-7a-CTLCardinality-15 29101 m, 5820 m/sec, 516035 t fired, .

Time elapsed: 451 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 8/3154 1/5 DLCflexbar-PT-7a-CTLCardinality-05 41191 m, 5319 m/sec, 4212077 t fired, .
54 CTL EXCL 10/286 1/32 DLCflexbar-PT-7a-CTLCardinality-15 128794 m, 19938 m/sec, 2200380 t fired, .

Time elapsed: 456 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-CTLCardinality-00: EFAG true tscc_search
DLCflexbar-PT-7a-CTLCardinality-03: INITIAL false preprocessing
DLCflexbar-PT-7a-CTLCardinality-07: CTL true CTL model checker
DLCflexbar-PT-7a-CTLCardinality-09: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-10: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-13: INITIAL true preprocessing
DLCflexbar-PT-7a-CTLCardinality-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-05: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-7a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 13/3154 1/5 DLCflexbar-PT-7a-CTLCardinality-05 61479 m, 4057 m/sec, 6413363 t fired, .
54 CTL EXCL 15/286 1/32 DLCflexbar-PT-7a-CTLCardinality-15 203053 m, 14851 m/sec, 3497152 t fired, .

Time elapsed: 461 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 378 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-7a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-7a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100585"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-7a.tgz
mv DLCflexbar-PT-7a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;