fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814477000556
Last Updated
May 14, 2023

About the Execution of LoLA for DLCflexbar-PT-5a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
10524.808 387013.00 404634.00 952.90 TFFFTFFFFF?TFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477000556.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-5a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477000556
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.2M
-rw-r--r-- 1 mcc users 8.2K Feb 25 16:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 16:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 16:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 25 16:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 18:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 18:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 17:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 25 17:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.8M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-00
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-01
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-02
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-03
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-04
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-05
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-06
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-07
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-08
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-09
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-10
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-11
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-12
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-13
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-14
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678299619941

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-5a
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-5a
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability

FORMULA DLCflexbar-PT-5a-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5a-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678300006954

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:493
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 52 (type SKEL/SRCH) for 21 DLCflexbar-PT-5a-LTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 52 (type SKEL/SRCH) for DLCflexbar-PT-5a-LTLFireability-07
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 55 (type SKEL/FNDP) for 46 DLCflexbar-PT-5a-LTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SKEL/EQUN) for 46 DLCflexbar-PT-5a-LTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SKEL/SRCH) for 46 DLCflexbar-PT-5a-LTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/SRCH) for 46 DLCflexbar-PT-5a-LTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 58 (type SKEL/SRCH) for DLCflexbar-PT-5a-LTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 55 (type SKEL/FNDP) for DLCflexbar-PT-5a-LTLFireability-14
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 56 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-14 (obsolete)
lola: CANCELED task # 57 (type SRCH) for DLCflexbar-PT-5a-LTLFireability-14 (obsolete)
lola: FINISHED task # 56 (type SKEL/EQUN) for DLCflexbar-PT-5a-LTLFireability-14
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-00: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-14: AG 0 0 0 0 3 0 0 1
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 7 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 62 (type EXCL) for 46 DLCflexbar-PT-5a-LTLFireability-14
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type FNDP) for 46 DLCflexbar-PT-5a-LTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 46 DLCflexbar-PT-5a-LTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 46 DLCflexbar-PT-5a-LTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SRCH) for DLCflexbar-PT-5a-LTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 62 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-14
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 60 (type FNDP) for DLCflexbar-PT-5a-LTLFireability-14 (obsolete)
lola: CANCELED task # 61 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-14 (obsolete)
lola: FINISHED task # 60 (type FNDP) for DLCflexbar-PT-5a-LTLFireability-14
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLFireability-61.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 61 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-14
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 64 (type EXCL) for 27 DLCflexbar-PT-5a-LTLFireability-09
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-09
lola: result : false
lola: markings : 1
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DLCflexbar-PT-5a-LTLFireability-04
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-04
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 DLCflexbar-PT-5a-LTLFireability-06
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-06
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 65 (type EXCL) for 0 DLCflexbar-PT-5a-LTLFireability-00
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCflexbar-PT-5a-LTLFireability-05
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-05
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 27 DLCflexbar-PT-5a-LTLFireability-09
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-09
lola: result : false
lola: markings : 44
lola: fired transitions : 457
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-5a-LTLFireability-01
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-01
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCflexbar-PT-5a-LTLFireability-07
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-07
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-5a-LTLFireability-02
lola: time limit : 448 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-02
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DLCflexbar-PT-5a-LTLFireability-08
lola: time limit : 512 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-08
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 DLCflexbar-PT-5a-LTLFireability-13
lola: time limit : 598 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-13
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 DLCflexbar-PT-5a-LTLFireability-10
lola: time limit : 717 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 1/717 1/32 DLCflexbar-PT-5a-LTLFireability-10 13756 m, 2751 m/sec, 775299 t fired, .

Time elapsed: 12 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 6/717 1/32 DLCflexbar-PT-5a-LTLFireability-10 69422 m, 11133 m/sec, 3933150 t fired, .

Time elapsed: 17 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 11/717 1/32 DLCflexbar-PT-5a-LTLFireability-10 125316 m, 11178 m/sec, 7049682 t fired, .

Time elapsed: 22 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 16/717 2/32 DLCflexbar-PT-5a-LTLFireability-10 181306 m, 11198 m/sec, 10152931 t fired, .

Time elapsed: 27 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 21/717 2/32 DLCflexbar-PT-5a-LTLFireability-10 236934 m, 11125 m/sec, 13217282 t fired, .

Time elapsed: 32 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 26/717 3/32 DLCflexbar-PT-5a-LTLFireability-10 292164 m, 11046 m/sec, 16279316 t fired, .

Time elapsed: 37 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 31/717 3/32 DLCflexbar-PT-5a-LTLFireability-10 347778 m, 11122 m/sec, 19332796 t fired, .

Time elapsed: 42 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 36/717 4/32 DLCflexbar-PT-5a-LTLFireability-10 403234 m, 11091 m/sec, 22377548 t fired, .

Time elapsed: 47 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 41/717 4/32 DLCflexbar-PT-5a-LTLFireability-10 458028 m, 10958 m/sec, 25422447 t fired, .

Time elapsed: 52 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 46/717 5/32 DLCflexbar-PT-5a-LTLFireability-10 512334 m, 10861 m/sec, 28414815 t fired, .

Time elapsed: 57 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 51/717 5/32 DLCflexbar-PT-5a-LTLFireability-10 566890 m, 10911 m/sec, 31423557 t fired, .

Time elapsed: 62 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 56/717 5/32 DLCflexbar-PT-5a-LTLFireability-10 621272 m, 10876 m/sec, 34458385 t fired, .

Time elapsed: 67 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 61/717 6/32 DLCflexbar-PT-5a-LTLFireability-10 675484 m, 10842 m/sec, 37519745 t fired, .

Time elapsed: 72 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 66/717 6/32 DLCflexbar-PT-5a-LTLFireability-10 731090 m, 11121 m/sec, 40537249 t fired, .

Time elapsed: 77 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 71/717 7/32 DLCflexbar-PT-5a-LTLFireability-10 786986 m, 11179 m/sec, 43585629 t fired, .

Time elapsed: 82 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 76/717 7/32 DLCflexbar-PT-5a-LTLFireability-10 843338 m, 11270 m/sec, 46650022 t fired, .

Time elapsed: 87 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 81/717 8/32 DLCflexbar-PT-5a-LTLFireability-10 899206 m, 11173 m/sec, 49716356 t fired, .

Time elapsed: 92 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 86/717 8/32 DLCflexbar-PT-5a-LTLFireability-10 955237 m, 11206 m/sec, 52779844 t fired, .

Time elapsed: 97 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 91/717 8/32 DLCflexbar-PT-5a-LTLFireability-10 1011551 m, 11262 m/sec, 55831964 t fired, .

Time elapsed: 102 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 96/717 9/32 DLCflexbar-PT-5a-LTLFireability-10 1067872 m, 11264 m/sec, 58890512 t fired, .

Time elapsed: 107 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 101/717 9/32 DLCflexbar-PT-5a-LTLFireability-10 1124120 m, 11249 m/sec, 61943054 t fired, .

Time elapsed: 112 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 106/717 10/32 DLCflexbar-PT-5a-LTLFireability-10 1180480 m, 11272 m/sec, 64981020 t fired, .

Time elapsed: 117 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 111/717 10/32 DLCflexbar-PT-5a-LTLFireability-10 1236370 m, 11178 m/sec, 68032585 t fired, .

Time elapsed: 122 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 116/717 11/32 DLCflexbar-PT-5a-LTLFireability-10 1292188 m, 11163 m/sec, 71060643 t fired, .

Time elapsed: 127 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 121/717 11/32 DLCflexbar-PT-5a-LTLFireability-10 1347790 m, 11120 m/sec, 74077385 t fired, .

Time elapsed: 132 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 126/717 11/32 DLCflexbar-PT-5a-LTLFireability-10 1402624 m, 10966 m/sec, 77106894 t fired, .

Time elapsed: 137 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 131/717 12/32 DLCflexbar-PT-5a-LTLFireability-10 1457540 m, 10983 m/sec, 80122681 t fired, .

Time elapsed: 142 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 136/717 12/32 DLCflexbar-PT-5a-LTLFireability-10 1512794 m, 11050 m/sec, 83127842 t fired, .

Time elapsed: 147 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 141/717 13/32 DLCflexbar-PT-5a-LTLFireability-10 1567836 m, 11008 m/sec, 86140243 t fired, .

Time elapsed: 152 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 146/717 13/32 DLCflexbar-PT-5a-LTLFireability-10 1622184 m, 10869 m/sec, 89178493 t fired, .

Time elapsed: 157 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 151/717 14/32 DLCflexbar-PT-5a-LTLFireability-10 1677318 m, 11026 m/sec, 92182599 t fired, .

Time elapsed: 162 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 156/717 14/32 DLCflexbar-PT-5a-LTLFireability-10 1732043 m, 10945 m/sec, 95189288 t fired, .

Time elapsed: 167 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 161/717 14/32 DLCflexbar-PT-5a-LTLFireability-10 1787528 m, 11097 m/sec, 98185196 t fired, .

Time elapsed: 172 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 166/717 15/32 DLCflexbar-PT-5a-LTLFireability-10 1842480 m, 10990 m/sec, 101196920 t fired, .

Time elapsed: 177 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 171/717 15/32 DLCflexbar-PT-5a-LTLFireability-10 1897244 m, 10952 m/sec, 104215346 t fired, .

Time elapsed: 182 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 176/717 16/32 DLCflexbar-PT-5a-LTLFireability-10 1952334 m, 11018 m/sec, 107226228 t fired, .

Time elapsed: 187 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 181/717 16/32 DLCflexbar-PT-5a-LTLFireability-10 2006343 m, 10801 m/sec, 110244348 t fired, .

Time elapsed: 192 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 186/717 17/32 DLCflexbar-PT-5a-LTLFireability-10 2061016 m, 10934 m/sec, 113254641 t fired, .

Time elapsed: 197 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 191/717 17/32 DLCflexbar-PT-5a-LTLFireability-10 2115720 m, 10940 m/sec, 116251531 t fired, .

Time elapsed: 202 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 196/717 17/32 DLCflexbar-PT-5a-LTLFireability-10 2170322 m, 10920 m/sec, 119270346 t fired, .

Time elapsed: 207 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 201/717 18/32 DLCflexbar-PT-5a-LTLFireability-10 2225020 m, 10939 m/sec, 122269390 t fired, .

Time elapsed: 212 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 206/717 18/32 DLCflexbar-PT-5a-LTLFireability-10 2279888 m, 10973 m/sec, 125263422 t fired, .

Time elapsed: 217 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 211/717 19/32 DLCflexbar-PT-5a-LTLFireability-10 2334396 m, 10901 m/sec, 128263575 t fired, .

Time elapsed: 222 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 216/717 19/32 DLCflexbar-PT-5a-LTLFireability-10 2388964 m, 10913 m/sec, 131258239 t fired, .

Time elapsed: 227 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 221/717 20/32 DLCflexbar-PT-5a-LTLFireability-10 2442404 m, 10688 m/sec, 134284673 t fired, .

Time elapsed: 232 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 226/717 20/32 DLCflexbar-PT-5a-LTLFireability-10 2497188 m, 10956 m/sec, 137274009 t fired, .

Time elapsed: 237 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 231/717 20/32 DLCflexbar-PT-5a-LTLFireability-10 2551536 m, 10869 m/sec, 140273481 t fired, .

Time elapsed: 242 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 236/717 21/32 DLCflexbar-PT-5a-LTLFireability-10 2605730 m, 10838 m/sec, 143288300 t fired, .

Time elapsed: 247 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 241/717 21/32 DLCflexbar-PT-5a-LTLFireability-10 2660624 m, 10978 m/sec, 146277446 t fired, .

Time elapsed: 252 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 246/717 22/32 DLCflexbar-PT-5a-LTLFireability-10 2714558 m, 10786 m/sec, 149287426 t fired, .

Time elapsed: 257 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 251/717 22/32 DLCflexbar-PT-5a-LTLFireability-10 2769102 m, 10908 m/sec, 152266311 t fired, .

Time elapsed: 262 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 256/717 23/32 DLCflexbar-PT-5a-LTLFireability-10 2822649 m, 10709 m/sec, 155275969 t fired, .

Time elapsed: 267 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 261/717 23/32 DLCflexbar-PT-5a-LTLFireability-10 2876194 m, 10709 m/sec, 158280998 t fired, .

Time elapsed: 272 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 266/717 23/32 DLCflexbar-PT-5a-LTLFireability-10 2932132 m, 11187 m/sec, 161277468 t fired, .

Time elapsed: 277 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 271/717 24/32 DLCflexbar-PT-5a-LTLFireability-10 2985764 m, 10726 m/sec, 164282859 t fired, .

Time elapsed: 282 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 276/717 24/32 DLCflexbar-PT-5a-LTLFireability-10 3040302 m, 10907 m/sec, 167265468 t fired, .

Time elapsed: 287 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 281/717 25/32 DLCflexbar-PT-5a-LTLFireability-10 3094523 m, 10844 m/sec, 170254906 t fired, .

Time elapsed: 292 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 286/717 25/32 DLCflexbar-PT-5a-LTLFireability-10 3148388 m, 10773 m/sec, 173262046 t fired, .

Time elapsed: 297 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 291/717 26/32 DLCflexbar-PT-5a-LTLFireability-10 3203016 m, 10925 m/sec, 176243192 t fired, .

Time elapsed: 302 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 296/717 26/32 DLCflexbar-PT-5a-LTLFireability-10 3257396 m, 10876 m/sec, 179228447 t fired, .

Time elapsed: 307 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 301/717 26/32 DLCflexbar-PT-5a-LTLFireability-10 3312586 m, 11038 m/sec, 182212896 t fired, .

Time elapsed: 312 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 306/717 27/32 DLCflexbar-PT-5a-LTLFireability-10 3368102 m, 11103 m/sec, 185167842 t fired, .

Time elapsed: 317 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 311/717 27/32 DLCflexbar-PT-5a-LTLFireability-10 3422552 m, 10890 m/sec, 188157591 t fired, .

Time elapsed: 322 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 316/717 28/32 DLCflexbar-PT-5a-LTLFireability-10 3478114 m, 11112 m/sec, 191106754 t fired, .

Time elapsed: 327 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 321/717 28/32 DLCflexbar-PT-5a-LTLFireability-10 3531408 m, 10658 m/sec, 194108676 t fired, .

Time elapsed: 332 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 326/717 29/32 DLCflexbar-PT-5a-LTLFireability-10 3585598 m, 10838 m/sec, 197078457 t fired, .

Time elapsed: 337 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 331/717 29/32 DLCflexbar-PT-5a-LTLFireability-10 3640446 m, 10969 m/sec, 200053568 t fired, .

Time elapsed: 342 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 336/717 29/32 DLCflexbar-PT-5a-LTLFireability-10 3694540 m, 10818 m/sec, 203042715 t fired, .

Time elapsed: 347 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 341/717 30/32 DLCflexbar-PT-5a-LTLFireability-10 3749390 m, 10970 m/sec, 206016284 t fired, .

Time elapsed: 352 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 346/717 30/32 DLCflexbar-PT-5a-LTLFireability-10 3803604 m, 10842 m/sec, 209005632 t fired, .

Time elapsed: 357 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 351/717 31/32 DLCflexbar-PT-5a-LTLFireability-10 3858586 m, 10996 m/sec, 211959755 t fired, .

Time elapsed: 362 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 356/717 31/32 DLCflexbar-PT-5a-LTLFireability-10 3914298 m, 11142 m/sec, 214927863 t fired, .

Time elapsed: 367 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 361/717 32/32 DLCflexbar-PT-5a-LTLFireability-10 3969584 m, 11057 m/sec, 217891540 t fired, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 366/717 32/32 DLCflexbar-PT-5a-LTLFireability-10 4024326 m, 10948 m/sec, 220847128 t fired, .

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 371/717 32/32 DLCflexbar-PT-5a-LTLFireability-10 4079482 m, 11031 m/sec, 223813396 t fired, .

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DLCflexbar-PT-5a-LTLFireability-15
lola: time limit : 803 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-15
lola: result : false
lola: markings : 38
lola: fired transitions : 2052
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCflexbar-PT-5a-LTLFireability-12
lola: time limit : 1071 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-12
lola: result : false
lola: markings : 112
lola: fired transitions : 6189
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DLCflexbar-PT-5a-LTLFireability-11
lola: time limit : 1606 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-11
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-5a-LTLFireability-03
lola: time limit : 3213 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-03
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5a-LTLFireability-00: F true state space / EG
DLCflexbar-PT-5a-LTLFireability-01: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-02: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-04: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-05: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-07: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-09: CONJ false LTL model checker
DLCflexbar-PT-5a-LTLFireability-10: LTL unknown AGGR
DLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker
DLCflexbar-PT-5a-LTLFireability-12: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-13: LTL false LTL model checker
DLCflexbar-PT-5a-LTLFireability-14: AG false state space
DLCflexbar-PT-5a-LTLFireability-15: LTL false LTL model checker


Time elapsed: 387 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-5a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-5a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477000556"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-5a.tgz
mv DLCflexbar-PT-5a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;