About the Execution of LoLA for DLCflexbar-PT-3a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16215.516 | 721061.00 | 766594.00 | 15619.70 | ??????????TT?T?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477000522.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-3a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477000522
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 6.7K Feb 25 16:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 25 16:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 16:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 25 16:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 18:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 157K Feb 25 18:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Feb 25 17:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 17:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 996K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-3a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678296597953
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-3a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-3a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCflexbar-PT-3a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678297319014
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-3a-CTLFireability-00
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:742
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/224 1/32 DLCflexbar-PT-3a-CTLFireability-00 93525 m, 18705 m/sec, 3911363 t fired, .
Time elapsed: 6 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/224 2/32 DLCflexbar-PT-3a-CTLFireability-00 236844 m, 28663 m/sec, 8759460 t fired, .
Time elapsed: 11 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/224 2/32 DLCflexbar-PT-3a-CTLFireability-00 361536 m, 24938 m/sec, 13781059 t fired, .
Time elapsed: 16 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/224 3/32 DLCflexbar-PT-3a-CTLFireability-00 490987 m, 25890 m/sec, 18632660 t fired, .
Time elapsed: 21 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/224 4/32 DLCflexbar-PT-3a-CTLFireability-00 617638 m, 25330 m/sec, 23593134 t fired, .
Time elapsed: 26 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/224 4/32 DLCflexbar-PT-3a-CTLFireability-00 739016 m, 24275 m/sec, 28520157 t fired, .
Time elapsed: 31 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/224 5/32 DLCflexbar-PT-3a-CTLFireability-00 861679 m, 24532 m/sec, 33466535 t fired, .
Time elapsed: 36 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/224 6/32 DLCflexbar-PT-3a-CTLFireability-00 982788 m, 24221 m/sec, 38395091 t fired, .
Time elapsed: 41 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/224 6/32 DLCflexbar-PT-3a-CTLFireability-00 1108795 m, 25201 m/sec, 43307866 t fired, .
Time elapsed: 46 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/224 7/32 DLCflexbar-PT-3a-CTLFireability-00 1235206 m, 25282 m/sec, 48201640 t fired, .
Time elapsed: 51 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/224 8/32 DLCflexbar-PT-3a-CTLFireability-00 1352989 m, 23556 m/sec, 53131878 t fired, .
Time elapsed: 56 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/224 8/32 DLCflexbar-PT-3a-CTLFireability-00 1473576 m, 24117 m/sec, 58034647 t fired, .
Time elapsed: 61 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/224 9/32 DLCflexbar-PT-3a-CTLFireability-00 1598933 m, 25071 m/sec, 62878179 t fired, .
Time elapsed: 66 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/224 10/32 DLCflexbar-PT-3a-CTLFireability-00 1719546 m, 24122 m/sec, 67785373 t fired, .
Time elapsed: 71 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/224 10/32 DLCflexbar-PT-3a-CTLFireability-00 1847025 m, 25495 m/sec, 72590973 t fired, .
Time elapsed: 76 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/224 11/32 DLCflexbar-PT-3a-CTLFireability-00 1974687 m, 25532 m/sec, 77497693 t fired, .
Time elapsed: 81 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/224 12/32 DLCflexbar-PT-3a-CTLFireability-00 2094268 m, 23916 m/sec, 82361897 t fired, .
Time elapsed: 86 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/224 12/32 DLCflexbar-PT-3a-CTLFireability-00 2210107 m, 23167 m/sec, 87260760 t fired, .
Time elapsed: 91 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/224 13/32 DLCflexbar-PT-3a-CTLFireability-00 2330675 m, 24113 m/sec, 92134589 t fired, .
Time elapsed: 96 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/224 14/32 DLCflexbar-PT-3a-CTLFireability-00 2451317 m, 24128 m/sec, 96973376 t fired, .
Time elapsed: 101 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/224 14/32 DLCflexbar-PT-3a-CTLFireability-00 2564755 m, 22687 m/sec, 101852052 t fired, .
Time elapsed: 106 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/224 15/32 DLCflexbar-PT-3a-CTLFireability-00 2684199 m, 23888 m/sec, 106702116 t fired, .
Time elapsed: 111 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/224 15/32 DLCflexbar-PT-3a-CTLFireability-00 2800296 m, 23219 m/sec, 111552737 t fired, .
Time elapsed: 116 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/224 16/32 DLCflexbar-PT-3a-CTLFireability-00 2933709 m, 26682 m/sec, 116464122 t fired, .
Time elapsed: 121 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/224 17/32 DLCflexbar-PT-3a-CTLFireability-00 3051904 m, 23639 m/sec, 121302881 t fired, .
Time elapsed: 126 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/224 17/32 DLCflexbar-PT-3a-CTLFireability-00 3172950 m, 24209 m/sec, 126104710 t fired, .
Time elapsed: 131 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/224 18/32 DLCflexbar-PT-3a-CTLFireability-00 3290577 m, 23525 m/sec, 130978790 t fired, .
Time elapsed: 136 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/224 19/32 DLCflexbar-PT-3a-CTLFireability-00 3404899 m, 22864 m/sec, 135806016 t fired, .
Time elapsed: 141 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/224 19/32 DLCflexbar-PT-3a-CTLFireability-00 3521354 m, 23291 m/sec, 140617449 t fired, .
Time elapsed: 146 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/224 20/32 DLCflexbar-PT-3a-CTLFireability-00 3635259 m, 22781 m/sec, 145444835 t fired, .
Time elapsed: 151 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/224 21/32 DLCflexbar-PT-3a-CTLFireability-00 3747492 m, 22446 m/sec, 150271309 t fired, .
Time elapsed: 156 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 160/224 21/32 DLCflexbar-PT-3a-CTLFireability-00 3868864 m, 24274 m/sec, 155128700 t fired, .
Time elapsed: 161 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 165/224 22/32 DLCflexbar-PT-3a-CTLFireability-00 3982579 m, 22743 m/sec, 159956394 t fired, .
Time elapsed: 166 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 170/224 22/32 DLCflexbar-PT-3a-CTLFireability-00 4098857 m, 23255 m/sec, 164760428 t fired, .
Time elapsed: 171 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 175/224 23/32 DLCflexbar-PT-3a-CTLFireability-00 4212530 m, 22734 m/sec, 169565724 t fired, .
Time elapsed: 176 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 180/224 24/32 DLCflexbar-PT-3a-CTLFireability-00 4331006 m, 23695 m/sec, 174330710 t fired, .
Time elapsed: 181 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 185/224 24/32 DLCflexbar-PT-3a-CTLFireability-00 4451537 m, 24106 m/sec, 179072988 t fired, .
Time elapsed: 186 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 190/224 25/32 DLCflexbar-PT-3a-CTLFireability-00 4575662 m, 24825 m/sec, 183896192 t fired, .
Time elapsed: 191 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 195/224 26/32 DLCflexbar-PT-3a-CTLFireability-00 4714681 m, 27803 m/sec, 188768093 t fired, .
Time elapsed: 196 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 200/224 26/32 DLCflexbar-PT-3a-CTLFireability-00 4837274 m, 24518 m/sec, 193556077 t fired, .
Time elapsed: 201 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 205/224 27/32 DLCflexbar-PT-3a-CTLFireability-00 4957074 m, 23960 m/sec, 198303621 t fired, .
Time elapsed: 206 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 210/224 28/32 DLCflexbar-PT-3a-CTLFireability-00 5081252 m, 24835 m/sec, 203044786 t fired, .
Time elapsed: 211 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 215/224 28/32 DLCflexbar-PT-3a-CTLFireability-00 5201696 m, 24088 m/sec, 207854780 t fired, .
Time elapsed: 216 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 220/224 29/32 DLCflexbar-PT-3a-CTLFireability-00 5331798 m, 26020 m/sec, 212686898 t fired, .
Time elapsed: 221 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCflexbar-PT-3a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 226 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 DLCflexbar-PT-3a-CTLFireability-15
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-3a-CTLFireability-00
lola: time limit : 3374 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3374 1/5 DLCflexbar-PT-3a-CTLFireability-00 135679 m, -1039223 m/sec, 5272263 t fired, .
46 CTL EXCL 5/224 2/32 DLCflexbar-PT-3a-CTLFireability-15 232116 m, 46423 m/sec, 5977625 t fired, .
Time elapsed: 231 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3374 2/5 DLCflexbar-PT-3a-CTLFireability-00 270206 m, 26905 m/sec, 10151463 t fired, .
46 CTL EXCL 10/210 3/32 DLCflexbar-PT-3a-CTLFireability-15 454532 m, 44483 m/sec, 11809270 t fired, .
Time elapsed: 236 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3374 3/5 DLCflexbar-PT-3a-CTLFireability-00 396824 m, 25323 m/sec, 15061580 t fired, .
46 CTL EXCL 15/210 4/32 DLCflexbar-PT-3a-CTLFireability-15 697344 m, 48562 m/sec, 17581763 t fired, .
Time elapsed: 241 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3374 3/5 DLCflexbar-PT-3a-CTLFireability-00 523257 m, 25286 m/sec, 19904978 t fired, .
46 CTL EXCL 20/210 5/32 DLCflexbar-PT-3a-CTLFireability-15 913134 m, 43158 m/sec, 23354157 t fired, .
Time elapsed: 246 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3374 4/5 DLCflexbar-PT-3a-CTLFireability-00 646970 m, 24742 m/sec, 24822765 t fired, .
46 CTL EXCL 25/210 6/32 DLCflexbar-PT-3a-CTLFireability-15 1139320 m, 45237 m/sec, 29069383 t fired, .
Time elapsed: 251 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3374 5/5 DLCflexbar-PT-3a-CTLFireability-00 766928 m, 23991 m/sec, 29727751 t fired, .
46 CTL EXCL 30/210 8/32 DLCflexbar-PT-3a-CTLFireability-15 1358936 m, 43923 m/sec, 34755691 t fired, .
Time elapsed: 256 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3374 5/5 DLCflexbar-PT-3a-CTLFireability-00 893614 m, 25337 m/sec, 34626391 t fired, .
46 CTL EXCL 35/210 9/32 DLCflexbar-PT-3a-CTLFireability-15 1603398 m, 48892 m/sec, 40384619 t fired, .
Time elapsed: 261 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCflexbar-PT-3a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/210 10/32 DLCflexbar-PT-3a-CTLFireability-15 1824224 m, 44165 m/sec, 46040903 t fired, .
Time elapsed: 266 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/224 11/32 DLCflexbar-PT-3a-CTLFireability-15 2042575 m, 43670 m/sec, 51802754 t fired, .
Time elapsed: 271 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 50/224 12/32 DLCflexbar-PT-3a-CTLFireability-15 2274633 m, 46411 m/sec, 57452391 t fired, .
Time elapsed: 276 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 55/224 13/32 DLCflexbar-PT-3a-CTLFireability-15 2500308 m, 45135 m/sec, 63063147 t fired, .
Time elapsed: 281 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 60/224 15/32 DLCflexbar-PT-3a-CTLFireability-15 2720280 m, 43994 m/sec, 68767771 t fired, .
Time elapsed: 286 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 65/224 16/32 DLCflexbar-PT-3a-CTLFireability-15 2945258 m, 44995 m/sec, 74347014 t fired, .
Time elapsed: 291 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 70/224 17/32 DLCflexbar-PT-3a-CTLFireability-15 3168042 m, 44556 m/sec, 79970642 t fired, .
Time elapsed: 296 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 75/224 18/32 DLCflexbar-PT-3a-CTLFireability-15 3454699 m, 57331 m/sec, 85798936 t fired, .
Time elapsed: 301 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 80/224 20/32 DLCflexbar-PT-3a-CTLFireability-15 3674172 m, 43894 m/sec, 91434098 t fired, .
Time elapsed: 306 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 85/224 21/32 DLCflexbar-PT-3a-CTLFireability-15 3898362 m, 44838 m/sec, 97018090 t fired, .
Time elapsed: 311 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 90/224 22/32 DLCflexbar-PT-3a-CTLFireability-15 4140256 m, 48378 m/sec, 102641898 t fired, .
Time elapsed: 316 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 95/224 23/32 DLCflexbar-PT-3a-CTLFireability-15 4367239 m, 45396 m/sec, 108236444 t fired, .
Time elapsed: 321 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 100/224 24/32 DLCflexbar-PT-3a-CTLFireability-15 4588864 m, 44325 m/sec, 113804272 t fired, .
Time elapsed: 326 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 105/224 25/32 DLCflexbar-PT-3a-CTLFireability-15 4803066 m, 42840 m/sec, 119336684 t fired, .
Time elapsed: 331 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 110/224 27/32 DLCflexbar-PT-3a-CTLFireability-15 5012370 m, 41860 m/sec, 124846364 t fired, .
Time elapsed: 336 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 115/224 28/32 DLCflexbar-PT-3a-CTLFireability-15 5233850 m, 44296 m/sec, 130417640 t fired, .
Time elapsed: 341 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 120/224 29/32 DLCflexbar-PT-3a-CTLFireability-15 5464152 m, 46060 m/sec, 135925841 t fired, .
Time elapsed: 346 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 125/224 30/32 DLCflexbar-PT-3a-CTLFireability-15 5701374 m, 47444 m/sec, 141453108 t fired, .
Time elapsed: 351 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 130/224 32/32 DLCflexbar-PT-3a-CTLFireability-15 5964625 m, 52650 m/sec, 147054775 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for DLCflexbar-PT-3a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-3a-CTLFireability-14
lola: time limit : 231 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/231 1/32 DLCflexbar-PT-3a-CTLFireability-14 64286 m, 12857 m/sec, 4718999 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/231 1/32 DLCflexbar-PT-3a-CTLFireability-14 133651 m, 13873 m/sec, 9154896 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/231 2/32 DLCflexbar-PT-3a-CTLFireability-14 208416 m, 14953 m/sec, 13411157 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/231 2/32 DLCflexbar-PT-3a-CTLFireability-14 272226 m, 12762 m/sec, 17915500 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/231 2/32 DLCflexbar-PT-3a-CTLFireability-14 333734 m, 12301 m/sec, 22491538 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/231 3/32 DLCflexbar-PT-3a-CTLFireability-14 396203 m, 12493 m/sec, 26993238 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/231 3/32 DLCflexbar-PT-3a-CTLFireability-14 457302 m, 12219 m/sec, 31513025 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/231 3/32 DLCflexbar-PT-3a-CTLFireability-14 518302 m, 12200 m/sec, 36000478 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/231 4/32 DLCflexbar-PT-3a-CTLFireability-14 578546 m, 12048 m/sec, 40530189 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/231 4/32 DLCflexbar-PT-3a-CTLFireability-14 639181 m, 12127 m/sec, 44982866 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/231 4/32 DLCflexbar-PT-3a-CTLFireability-14 698204 m, 11804 m/sec, 49422520 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/231 5/32 DLCflexbar-PT-3a-CTLFireability-14 757613 m, 11881 m/sec, 53752780 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/231 5/32 DLCflexbar-PT-3a-CTLFireability-14 817912 m, 12059 m/sec, 58148571 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/231 5/32 DLCflexbar-PT-3a-CTLFireability-14 878241 m, 12065 m/sec, 62507210 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/231 6/32 DLCflexbar-PT-3a-CTLFireability-14 936520 m, 11655 m/sec, 66834615 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/231 6/32 DLCflexbar-PT-3a-CTLFireability-14 996467 m, 11989 m/sec, 71240730 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/231 6/32 DLCflexbar-PT-3a-CTLFireability-14 1057558 m, 12218 m/sec, 75567483 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/231 6/32 DLCflexbar-PT-3a-CTLFireability-14 1117210 m, 11930 m/sec, 79964496 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/231 7/32 DLCflexbar-PT-3a-CTLFireability-14 1177591 m, 12076 m/sec, 84299554 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/231 7/32 DLCflexbar-PT-3a-CTLFireability-14 1239715 m, 12424 m/sec, 88712369 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/231 7/32 DLCflexbar-PT-3a-CTLFireability-14 1298296 m, 11716 m/sec, 93045619 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/231 8/32 DLCflexbar-PT-3a-CTLFireability-14 1355352 m, 11411 m/sec, 97370509 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/231 8/32 DLCflexbar-PT-3a-CTLFireability-14 1414515 m, 11832 m/sec, 101668369 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 120/231 8/32 DLCflexbar-PT-3a-CTLFireability-14 1473192 m, 11735 m/sec, 105966371 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 125/231 9/32 DLCflexbar-PT-3a-CTLFireability-14 1531867 m, 11735 m/sec, 110298202 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 130/231 9/32 DLCflexbar-PT-3a-CTLFireability-14 1597323 m, 13091 m/sec, 114509415 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 135/231 9/32 DLCflexbar-PT-3a-CTLFireability-14 1657150 m, 11965 m/sec, 118846498 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 140/231 10/32 DLCflexbar-PT-3a-CTLFireability-14 1715346 m, 11639 m/sec, 123142056 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 145/231 10/32 DLCflexbar-PT-3a-CTLFireability-14 1778014 m, 12533 m/sec, 127238974 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 150/231 10/32 DLCflexbar-PT-3a-CTLFireability-14 1842273 m, 12851 m/sec, 131438854 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 155/231 11/32 DLCflexbar-PT-3a-CTLFireability-14 1901585 m, 11862 m/sec, 135775355 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 160/231 11/32 DLCflexbar-PT-3a-CTLFireability-14 1964044 m, 12491 m/sec, 140228657 t fired, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 165/231 11/32 DLCflexbar-PT-3a-CTLFireability-14 2023552 m, 11901 m/sec, 144353166 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 170/231 12/32 DLCflexbar-PT-3a-CTLFireability-14 2080945 m, 11478 m/sec, 148563691 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 175/231 12/32 DLCflexbar-PT-3a-CTLFireability-14 2133716 m, 10554 m/sec, 152550583 t fired, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 180/231 12/32 DLCflexbar-PT-3a-CTLFireability-14 2192006 m, 11658 m/sec, 156798776 t fired, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 185/231 13/32 DLCflexbar-PT-3a-CTLFireability-14 2249822 m, 11563 m/sec, 160906033 t fired, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 190/231 13/32 DLCflexbar-PT-3a-CTLFireability-14 2308083 m, 11652 m/sec, 165150870 t fired, .
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 195/231 13/32 DLCflexbar-PT-3a-CTLFireability-14 2365999 m, 11583 m/sec, 169333097 t fired, .
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 200/231 13/32 DLCflexbar-PT-3a-CTLFireability-14 2423095 m, 11419 m/sec, 173405642 t fired, .
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 205/231 14/32 DLCflexbar-PT-3a-CTLFireability-14 2475245 m, 10430 m/sec, 177159790 t fired, .
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 210/231 14/32 DLCflexbar-PT-3a-CTLFireability-14 2530528 m, 11056 m/sec, 181126433 t fired, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 215/231 14/32 DLCflexbar-PT-3a-CTLFireability-14 2582798 m, 10454 m/sec, 184950111 t fired, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 220/231 15/32 DLCflexbar-PT-3a-CTLFireability-14 2643756 m, 12191 m/sec, 189064416 t fired, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 225/231 15/32 DLCflexbar-PT-3a-CTLFireability-14 2699243 m, 11097 m/sec, 193070852 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 231/231 15/32 DLCflexbar-PT-3a-CTLFireability-14 2754556 m, 11062 m/sec, 197112083 t fired, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-3a-CTLFireability-14 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 DLCflexbar-PT-3a-CTLFireability-13
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-3a-CTLFireability-14
lola: time limit : 3003 sec
lola: memory limit: 5 pages
lola: FINISHED task # 40 (type EXCL) for DLCflexbar-PT-3a-CTLFireability-13
lola: result : true
lola: markings : 34
lola: fired transitions : 301
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/231 1/5 DLCflexbar-PT-3a-CTLFireability-14 61005 m, -538710 m/sec, 4495382 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/231 1/5 DLCflexbar-PT-3a-CTLFireability-14 128509 m, 13500 m/sec, 8873120 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/231 2/5 DLCflexbar-PT-3a-CTLFireability-14 198625 m, 14023 m/sec, 12829924 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/231 2/5 DLCflexbar-PT-3a-CTLFireability-14 263683 m, 13011 m/sec, 17299918 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/231 2/5 DLCflexbar-PT-3a-CTLFireability-14 325866 m, 12436 m/sec, 21901026 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/231 3/5 DLCflexbar-PT-3a-CTLFireability-14 389872 m, 12801 m/sec, 26532962 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/231 3/5 DLCflexbar-PT-3a-CTLFireability-14 450992 m, 12224 m/sec, 31041681 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/231 3/5 DLCflexbar-PT-3a-CTLFireability-14 511573 m, 12116 m/sec, 35506824 t fired, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/231 4/5 DLCflexbar-PT-3a-CTLFireability-14 571820 m, 12049 m/sec, 40022282 t fired, .
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/231 4/5 DLCflexbar-PT-3a-CTLFireability-14 631810 m, 11998 m/sec, 44426653 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/231 4/5 DLCflexbar-PT-3a-CTLFireability-14 690551 m, 11748 m/sec, 48853617 t fired, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/231 5/5 DLCflexbar-PT-3a-CTLFireability-14 750201 m, 11930 m/sec, 53207748 t fired, .
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/231 5/5 DLCflexbar-PT-3a-CTLFireability-14 809961 m, 11952 m/sec, 57550894 t fired, .
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/231 5/5 DLCflexbar-PT-3a-CTLFireability-14 868530 m, 11713 m/sec, 61829924 t fired, .
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/231 5/5 DLCflexbar-PT-3a-CTLFireability-14 928225 m, 11939 m/sec, 66207870 t fired, .
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-3a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 DLCflexbar-PT-3a-CTLFireability-11
lola: time limit : 243 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DLCflexbar-PT-3a-CTLFireability-11
lola: result : true
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 DLCflexbar-PT-3a-CTLFireability-10
lola: time limit : 265 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DLCflexbar-PT-3a-CTLFireability-10
lola: result : true
lola: markings : 5
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DLCflexbar-PT-3a-CTLFireability-08
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-10: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/292 1/32 DLCflexbar-PT-3a-CTLFireability-08 165266 m, 33053 m/sec, 4889488 t fired, .
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-10: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/292 2/32 DLCflexbar-PT-3a-CTLFireability-08 303679 m, 27682 m/sec, 9379482 t fired, .
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-10: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/292 3/32 DLCflexbar-PT-3a-CTLFireability-08 440495 m, 27363 m/sec, 13758860 t fired, .
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-10: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/292 4/32 DLCflexbar-PT-3a-CTLFireability-08 587668 m, 29434 m/sec, 18370285 t fired, .
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-10: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/292 4/32 DLCflexbar-PT-3a-CTLFireability-08 708912 m, 24248 m/sec, 22262056 t fired, .
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-10: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/292 5/32 DLCflexbar-PT-3a-CTLFireability-08 846429 m, 27503 m/sec, 26475613 t fired, .
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-10: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/292 6/32 DLCflexbar-PT-3a-CTLFireability-08 967703 m, 24254 m/sec, 30434612 t fired, .
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3a-CTLFireability-10: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-3a-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-06: EFAGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-09: AFAG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/292 6/32 DLCflexbar-PT-3a-CTLFireability-08 1053557 m, 17170 m/sec, 33221216 t fired, .
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 374 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-3a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-3a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477000522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-3a.tgz
mv DLCflexbar-PT-3a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;