About the Execution of LoLA for DES-PT-60b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5662.548 | 3600000.00 | 2240453.00 | 12013.50 | TF???T????T?TF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477000498.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DES-PT-60b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477000498
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 576K
-rw-r--r-- 1 mcc users 8.6K Feb 26 15:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 15:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 26 15:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 15:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.3K Feb 26 15:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 85K Feb 26 15:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 26 15:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 15:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 139K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-60b-CTLFireability-00
FORMULA_NAME DES-PT-60b-CTLFireability-01
FORMULA_NAME DES-PT-60b-CTLFireability-02
FORMULA_NAME DES-PT-60b-CTLFireability-03
FORMULA_NAME DES-PT-60b-CTLFireability-04
FORMULA_NAME DES-PT-60b-CTLFireability-05
FORMULA_NAME DES-PT-60b-CTLFireability-06
FORMULA_NAME DES-PT-60b-CTLFireability-07
FORMULA_NAME DES-PT-60b-CTLFireability-08
FORMULA_NAME DES-PT-60b-CTLFireability-09
FORMULA_NAME DES-PT-60b-CTLFireability-10
FORMULA_NAME DES-PT-60b-CTLFireability-11
FORMULA_NAME DES-PT-60b-CTLFireability-12
FORMULA_NAME DES-PT-60b-CTLFireability-13
FORMULA_NAME DES-PT-60b-CTLFireability-14
FORMULA_NAME DES-PT-60b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678292983035
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-60b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DES-PT-60b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DES-PT-60b-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-60b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-60b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-60b-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-60b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-60b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 10553524 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16165956 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type CNST) for 31 DES-PT-60b-CTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 32 (type CNST) for DES-PT-60b-CTLFireability-05
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type EXCL) for 52 DES-PT-60b-CTLFireability-12
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: FINISHED task # 53 (type EXCL) for DES-PT-60b-CTLFireability-12
lola: result : true
lola: markings : 85
lola: fired transitions : 338
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 23 (type EXCL) for 22 DES-PT-60b-CTLFireability-02
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 66 (type FNDP) for 0 DES-PT-60b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type EQUN) for 0 DES-PT-60b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 72 (type SRCH) for 0 DES-PT-60b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 66 (type FNDP) for DES-PT-60b-CTLFireability-00
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 72 (type SRCH) for DES-PT-60b-CTLFireability-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 67 (type EQUN) for DES-PT-60b-CTLFireability-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: try reading problem file /home/mcc/execution/CTLFireability-67.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 64 (type FNDP) for 7 DES-PT-60b-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 7 DES-PT-60b-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 75 (type SRCH) for 7 DES-PT-60b-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 67 (type EQUN) for DES-PT-60b-CTLFireability-00
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 64 (type FNDP) for DES-PT-60b-CTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 65 (type EQUN) for DES-PT-60b-CTLFireability-01 (obsolete)
lola: CANCELED task # 75 (type SRCH) for DES-PT-60b-CTLFireability-01 (obsolete)
lola: LAUNCH task # 74 (type FNDP) for 0 DES-PT-60b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type EQUN) for 0 DES-PT-60b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 79 (type SRCH) for 0 DES-PT-60b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 75 (type SRCH) for DES-PT-60b-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 79 (type SRCH) for DES-PT-60b-CTLFireability-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-65.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-77.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 65 (type EQUN) for DES-PT-60b-CTLFireability-01
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/257 3/32 DES-PT-60b-CTLFireability-02 656740 m, 131348 m/sec, 2812831 t fired, .
74 EF FNDP 5/3600 0/5 DES-PT-60b-CTLFireability-00 5405884 t fired, 216271 attempts, .
77 EF STEQ 5/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 5 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/257 6/32 DES-PT-60b-CTLFireability-02 1286647 m, 125981 m/sec, 5900378 t fired, .
74 EF FNDP 10/3600 0/5 DES-PT-60b-CTLFireability-00 11467252 t fired, 461773 attempts, .
77 EF STEQ 10/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 10 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/257 9/32 DES-PT-60b-CTLFireability-02 1895301 m, 121730 m/sec, 8930428 t fired, .
74 EF FNDP 15/3600 0/5 DES-PT-60b-CTLFireability-00 17456297 t fired, 704415 attempts, .
77 EF STEQ 15/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 15 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/257 12/32 DES-PT-60b-CTLFireability-02 2542362 m, 129412 m/sec, 11969900 t fired, .
74 EF FNDP 20/3600 0/5 DES-PT-60b-CTLFireability-00 23445365 t fired, 948537 attempts, .
77 EF STEQ 20/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 20 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/257 14/32 DES-PT-60b-CTLFireability-02 3031925 m, 97912 m/sec, 15047208 t fired, .
74 EF FNDP 25/3600 0/5 DES-PT-60b-CTLFireability-00 29434026 t fired, 1191695 attempts, .
77 EF STEQ 25/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 25 secs. Pages in use: 14
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/257 16/32 DES-PT-60b-CTLFireability-02 3468336 m, 87282 m/sec, 18147024 t fired, .
74 EF FNDP 30/3600 0/5 DES-PT-60b-CTLFireability-00 35411729 t fired, 1434581 attempts, .
77 EF STEQ 30/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 30 secs. Pages in use: 16
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/257 19/32 DES-PT-60b-CTLFireability-02 4129370 m, 132206 m/sec, 21145218 t fired, .
74 EF FNDP 35/3600 0/5 DES-PT-60b-CTLFireability-00 41408536 t fired, 1678721 attempts, .
77 EF STEQ 35/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 35 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/257 22/32 DES-PT-60b-CTLFireability-02 4738654 m, 121856 m/sec, 24193308 t fired, .
74 EF FNDP 40/3600 0/5 DES-PT-60b-CTLFireability-00 47380717 t fired, 1921849 attempts, .
77 EF STEQ 40/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 40 secs. Pages in use: 22
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/257 24/32 DES-PT-60b-CTLFireability-02 5323062 m, 116881 m/sec, 27254822 t fired, .
74 EF FNDP 45/3600 0/5 DES-PT-60b-CTLFireability-00 53351910 t fired, 2165319 attempts, .
77 EF STEQ 45/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 45 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/257 27/32 DES-PT-60b-CTLFireability-02 5873724 m, 110132 m/sec, 30305258 t fired, .
74 EF FNDP 50/3600 0/5 DES-PT-60b-CTLFireability-00 59310908 t fired, 2407666 attempts, .
77 EF STEQ 50/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 50 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/257 29/32 DES-PT-60b-CTLFireability-02 6392375 m, 103730 m/sec, 33371459 t fired, .
74 EF FNDP 55/3600 0/5 DES-PT-60b-CTLFireability-00 65279983 t fired, 2650335 attempts, .
77 EF STEQ 55/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 55 secs. Pages in use: 29
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/257 32/32 DES-PT-60b-CTLFireability-02 7002020 m, 121929 m/sec, 36391912 t fired, .
74 EF FNDP 60/3600 0/5 DES-PT-60b-CTLFireability-00 71270602 t fired, 2894341 attempts, .
77 EF STEQ 60/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for DES-PT-60b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 65/3600 0/5 DES-PT-60b-CTLFireability-00 77301515 t fired, 3139615 attempts, .
77 EF STEQ 65/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 DES-PT-60b-CTLFireability-15
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 5/271 3/32 DES-PT-60b-CTLFireability-15 567348 m, 113469 m/sec, 3061174 t fired, .
74 EF FNDP 70/3600 0/5 DES-PT-60b-CTLFireability-00 83303252 t fired, 3384359 attempts, .
77 EF STEQ 70/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 10/271 5/32 DES-PT-60b-CTLFireability-15 1057110 m, 97952 m/sec, 6128539 t fired, .
74 EF FNDP 75/3600 0/5 DES-PT-60b-CTLFireability-00 89278295 t fired, 3627350 attempts, .
77 EF STEQ 75/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 15/271 7/32 DES-PT-60b-CTLFireability-15 1529866 m, 94551 m/sec, 9195405 t fired, .
74 EF FNDP 80/3600 0/5 DES-PT-60b-CTLFireability-00 95249682 t fired, 3870702 attempts, .
77 EF STEQ 80/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 20/271 10/32 DES-PT-60b-CTLFireability-15 1996777 m, 93382 m/sec, 12260213 t fired, .
74 EF FNDP 85/3600 0/5 DES-PT-60b-CTLFireability-00 101236300 t fired, 4114517 attempts, .
77 EF STEQ 85/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 25/271 12/32 DES-PT-60b-CTLFireability-15 2497338 m, 100112 m/sec, 15278433 t fired, .
74 EF FNDP 90/3600 0/5 DES-PT-60b-CTLFireability-00 107224463 t fired, 4358357 attempts, .
77 EF STEQ 90/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 30/271 14/32 DES-PT-60b-CTLFireability-15 2939463 m, 88425 m/sec, 18289709 t fired, .
74 EF FNDP 95/3600 0/5 DES-PT-60b-CTLFireability-00 113204439 t fired, 4601520 attempts, .
77 EF STEQ 95/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 35/271 16/32 DES-PT-60b-CTLFireability-15 3400667 m, 92240 m/sec, 21299775 t fired, .
74 EF FNDP 100/3600 0/5 DES-PT-60b-CTLFireability-00 119194661 t fired, 4845194 attempts, .
77 EF STEQ 100/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 40/271 18/32 DES-PT-60b-CTLFireability-15 3873419 m, 94550 m/sec, 24285743 t fired, .
74 EF FNDP 105/3600 0/5 DES-PT-60b-CTLFireability-00 125180856 t fired, 5088443 attempts, .
77 EF STEQ 105/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 45/271 20/32 DES-PT-60b-CTLFireability-15 4310423 m, 87400 m/sec, 27274098 t fired, .
74 EF FNDP 110/3600 0/5 DES-PT-60b-CTLFireability-00 131177004 t fired, 5332483 attempts, .
77 EF STEQ 110/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 50/271 22/32 DES-PT-60b-CTLFireability-15 4684150 m, 74745 m/sec, 30245615 t fired, .
74 EF FNDP 115/3600 0/5 DES-PT-60b-CTLFireability-00 137169477 t fired, 5576905 attempts, .
77 EF STEQ 115/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 55/271 24/32 DES-PT-60b-CTLFireability-15 5202322 m, 103634 m/sec, 33259089 t fired, .
74 EF FNDP 120/3600 0/5 DES-PT-60b-CTLFireability-00 143168272 t fired, 5821391 attempts, .
77 EF STEQ 120/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 60/271 26/32 DES-PT-60b-CTLFireability-15 5653265 m, 90188 m/sec, 36279746 t fired, .
74 EF FNDP 125/3600 0/5 DES-PT-60b-CTLFireability-00 149168739 t fired, 6065235 attempts, .
77 EF STEQ 125/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 65/271 28/32 DES-PT-60b-CTLFireability-15 6105569 m, 90460 m/sec, 39296908 t fired, .
74 EF FNDP 130/3600 0/5 DES-PT-60b-CTLFireability-00 155170312 t fired, 6310217 attempts, .
77 EF STEQ 130/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 70/271 30/32 DES-PT-60b-CTLFireability-15 6568130 m, 92512 m/sec, 42263838 t fired, .
74 EF FNDP 135/3600 0/5 DES-PT-60b-CTLFireability-00 161169630 t fired, 6554207 attempts, .
77 EF STEQ 135/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 75/271 32/32 DES-PT-60b-CTLFireability-15 7010643 m, 88502 m/sec, 45220837 t fired, .
74 EF FNDP 140/3600 0/5 DES-PT-60b-CTLFireability-00 167169103 t fired, 6798244 attempts, .
77 EF STEQ 140/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for DES-PT-60b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 145/3600 0/5 DES-PT-60b-CTLFireability-00 173215536 t fired, 7044298 attempts, .
77 EF STEQ 145/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 59 (type EXCL) for 58 DES-PT-60b-CTLFireability-14
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 5/287 5/32 DES-PT-60b-CTLFireability-14 905743 m, 181148 m/sec, 3154059 t fired, .
74 EF FNDP 150/3600 0/5 DES-PT-60b-CTLFireability-00 179207330 t fired, 7288348 attempts, .
77 EF STEQ 150/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 10/287 10/32 DES-PT-60b-CTLFireability-14 1822321 m, 183315 m/sec, 6298908 t fired, .
74 EF FNDP 155/3600 0/5 DES-PT-60b-CTLFireability-00 185201041 t fired, 7532698 attempts, .
77 EF STEQ 155/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 15/287 14/32 DES-PT-60b-CTLFireability-14 2721044 m, 179744 m/sec, 9383893 t fired, .
74 EF FNDP 160/3600 0/5 DES-PT-60b-CTLFireability-00 191202671 t fired, 7776887 attempts, .
77 EF STEQ 160/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 20/287 19/32 DES-PT-60b-CTLFireability-14 3604285 m, 176648 m/sec, 12422488 t fired, .
74 EF FNDP 165/3600 0/5 DES-PT-60b-CTLFireability-00 197196363 t fired, 8020543 attempts, .
77 EF STEQ 165/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 25/287 23/32 DES-PT-60b-CTLFireability-14 4492510 m, 177645 m/sec, 15466651 t fired, .
74 EF FNDP 170/3600 0/5 DES-PT-60b-CTLFireability-00 203194667 t fired, 8265422 attempts, .
77 EF STEQ 170/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 30/287 28/32 DES-PT-60b-CTLFireability-14 5402297 m, 181957 m/sec, 18581311 t fired, .
74 EF FNDP 175/3600 0/5 DES-PT-60b-CTLFireability-00 209206441 t fired, 8510619 attempts, .
77 EF STEQ 175/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 35/287 30/32 DES-PT-60b-CTLFireability-14 5974364 m, 114413 m/sec, 21707756 t fired, .
74 EF FNDP 180/3600 0/5 DES-PT-60b-CTLFireability-00 215112311 t fired, 8750490 attempts, .
77 EF STEQ 180/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for DES-PT-60b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 185/3600 0/5 DES-PT-60b-CTLFireability-00 221063527 t fired, 8993669 attempts, .
77 EF STEQ 185/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 55 DES-PT-60b-CTLFireability-13
lola: time limit : 310 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for DES-PT-60b-CTLFireability-13
lola: result : false
lola: markings : 85
lola: fired transitions : 340
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 DES-PT-60b-CTLFireability-09
lola: time limit : 341 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/341 3/32 DES-PT-60b-CTLFireability-09 584907 m, 116981 m/sec, 3207392 t fired, .
74 EF FNDP 190/3600 0/5 DES-PT-60b-CTLFireability-00 227032436 t fired, 9237557 attempts, .
77 EF STEQ 190/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/341 6/32 DES-PT-60b-CTLFireability-09 1182869 m, 119592 m/sec, 6459799 t fired, .
74 EF FNDP 195/3600 0/5 DES-PT-60b-CTLFireability-00 233095936 t fired, 9484731 attempts, .
77 EF STEQ 195/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/341 9/32 DES-PT-60b-CTLFireability-09 1779985 m, 119423 m/sec, 9686907 t fired, .
74 EF FNDP 200/3600 0/5 DES-PT-60b-CTLFireability-00 239079783 t fired, 9728808 attempts, .
77 EF STEQ 200/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/341 12/32 DES-PT-60b-CTLFireability-09 2374111 m, 118825 m/sec, 12920565 t fired, .
74 EF FNDP 205/3600 0/5 DES-PT-60b-CTLFireability-00 245079606 t fired, 9973185 attempts, .
77 EF STEQ 205/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/341 15/32 DES-PT-60b-CTLFireability-09 2952984 m, 115774 m/sec, 16047209 t fired, .
74 EF FNDP 210/3600 0/5 DES-PT-60b-CTLFireability-00 251057463 t fired, 10216771 attempts, .
77 EF STEQ 210/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/341 18/32 DES-PT-60b-CTLFireability-09 3526889 m, 114781 m/sec, 19172142 t fired, .
74 EF FNDP 215/3600 0/5 DES-PT-60b-CTLFireability-00 257062871 t fired, 10461120 attempts, .
77 EF STEQ 215/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/341 21/32 DES-PT-60b-CTLFireability-09 4102283 m, 115078 m/sec, 22293623 t fired, .
74 EF FNDP 220/3600 0/5 DES-PT-60b-CTLFireability-00 263049447 t fired, 10704964 attempts, .
77 EF STEQ 220/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/341 24/32 DES-PT-60b-CTLFireability-09 4667679 m, 113079 m/sec, 25353144 t fired, .
74 EF FNDP 225/3600 0/5 DES-PT-60b-CTLFireability-00 268926939 t fired, 10944021 attempts, .
77 EF STEQ 225/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/341 27/32 DES-PT-60b-CTLFireability-09 5236463 m, 113756 m/sec, 28445220 t fired, .
74 EF FNDP 230/3600 0/5 DES-PT-60b-CTLFireability-00 274876818 t fired, 11186569 attempts, .
77 EF STEQ 230/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/341 29/32 DES-PT-60b-CTLFireability-09 5804061 m, 113519 m/sec, 31647436 t fired, .
74 EF FNDP 235/3600 0/5 DES-PT-60b-CTLFireability-00 280776082 t fired, 11427302 attempts, .
77 EF STEQ 235/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/341 32/32 DES-PT-60b-CTLFireability-09 6333042 m, 105796 m/sec, 34809564 t fired, .
74 EF FNDP 240/3600 0/5 DES-PT-60b-CTLFireability-00 286702534 t fired, 11668969 attempts, .
77 EF STEQ 240/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 60/341 32/32 DES-PT-60b-CTLFireability-09 6483359 m, 30063 m/sec, 38005095 t fired, .
74 EF FNDP 245/3600 0/5 DES-PT-60b-CTLFireability-00 292719742 t fired, 11914230 attempts, .
77 EF STEQ 245/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 65/341 32/32 DES-PT-60b-CTLFireability-09 6501343 m, 3596 m/sec, 41206242 t fired, .
74 EF FNDP 250/3600 0/5 DES-PT-60b-CTLFireability-00 298744751 t fired, 12159737 attempts, .
77 EF STEQ 250/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for DES-PT-60b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 255/3600 0/5 DES-PT-60b-CTLFireability-00 304771898 t fired, 12406085 attempts, .
77 EF STEQ 255/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 DES-PT-60b-CTLFireability-08
lola: time limit : 371 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/371 4/32 DES-PT-60b-CTLFireability-08 798591 m, 159718 m/sec, 3157265 t fired, .
74 EF FNDP 260/3600 0/5 DES-PT-60b-CTLFireability-00 310762349 t fired, 12650094 attempts, .
77 EF STEQ 260/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/371 6/32 DES-PT-60b-CTLFireability-08 1117910 m, 63863 m/sec, 6300564 t fired, .
74 EF FNDP 265/3600 0/5 DES-PT-60b-CTLFireability-00 316736667 t fired, 12893448 attempts, .
77 EF STEQ 265/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/371 6/32 DES-PT-60b-CTLFireability-08 1142627 m, 4943 m/sec, 9467100 t fired, .
74 EF FNDP 270/3600 0/5 DES-PT-60b-CTLFireability-00 322738841 t fired, 13138015 attempts, .
77 EF STEQ 270/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/371 8/32 DES-PT-60b-CTLFireability-08 1545397 m, 80554 m/sec, 12623406 t fired, .
74 EF FNDP 275/3600 0/5 DES-PT-60b-CTLFireability-00 328741195 t fired, 13382552 attempts, .
77 EF STEQ 275/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/371 9/32 DES-PT-60b-CTLFireability-08 1790039 m, 48928 m/sec, 15713644 t fired, .
74 EF FNDP 280/3600 0/5 DES-PT-60b-CTLFireability-00 334745818 t fired, 13627022 attempts, .
77 EF STEQ 280/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/371 9/32 DES-PT-60b-CTLFireability-08 1800371 m, 2066 m/sec, 18803922 t fired, .
74 EF FNDP 285/3600 0/5 DES-PT-60b-CTLFireability-00 340703983 t fired, 13869989 attempts, .
77 EF STEQ 285/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/371 10/32 DES-PT-60b-CTLFireability-08 2065842 m, 53094 m/sec, 21932663 t fired, .
74 EF FNDP 290/3600 0/5 DES-PT-60b-CTLFireability-00 346676040 t fired, 14113429 attempts, .
77 EF STEQ 290/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/371 12/32 DES-PT-60b-CTLFireability-08 2466839 m, 80199 m/sec, 25000606 t fired, .
74 EF FNDP 295/3600 0/5 DES-PT-60b-CTLFireability-00 352597967 t fired, 14353801 attempts, .
77 EF STEQ 295/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/371 12/32 DES-PT-60b-CTLFireability-08 2476239 m, 1880 m/sec, 28056391 t fired, .
74 EF FNDP 300/3600 0/5 DES-PT-60b-CTLFireability-00 358555283 t fired, 14596717 attempts, .
77 EF STEQ 300/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/371 12/32 DES-PT-60b-CTLFireability-08 2574331 m, 19618 m/sec, 31129743 t fired, .
74 EF FNDP 305/3600 0/5 DES-PT-60b-CTLFireability-00 364420718 t fired, 14835911 attempts, .
77 EF STEQ 305/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/371 14/32 DES-PT-60b-CTLFireability-08 2876228 m, 60379 m/sec, 34230828 t fired, .
74 EF FNDP 310/3600 0/5 DES-PT-60b-CTLFireability-00 370339402 t fired, 15076723 attempts, .
77 EF STEQ 310/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/371 15/32 DES-PT-60b-CTLFireability-08 3134598 m, 51674 m/sec, 37346735 t fired, .
74 EF FNDP 315/3600 0/5 DES-PT-60b-CTLFireability-00 376217427 t fired, 15316009 attempts, .
77 EF STEQ 315/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/371 15/32 DES-PT-60b-CTLFireability-08 3259222 m, 24924 m/sec, 40430849 t fired, .
74 EF FNDP 320/3600 0/5 DES-PT-60b-CTLFireability-00 382182877 t fired, 15558758 attempts, .
77 EF STEQ 320/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/371 17/32 DES-PT-60b-CTLFireability-08 3564454 m, 61046 m/sec, 43530944 t fired, .
74 EF FNDP 325/3600 0/5 DES-PT-60b-CTLFireability-00 388128082 t fired, 15800627 attempts, .
77 EF STEQ 325/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 75/371 17/32 DES-PT-60b-CTLFireability-08 3645374 m, 16184 m/sec, 46609092 t fired, .
74 EF FNDP 330/3600 0/5 DES-PT-60b-CTLFireability-00 394076427 t fired, 16043754 attempts, .
77 EF STEQ 330/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 80/371 19/32 DES-PT-60b-CTLFireability-08 4034166 m, 77758 m/sec, 49725477 t fired, .
74 EF FNDP 335/3600 0/5 DES-PT-60b-CTLFireability-00 400026175 t fired, 16286340 attempts, .
77 EF STEQ 335/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 85/371 19/32 DES-PT-60b-CTLFireability-08 4058590 m, 4884 m/sec, 52840292 t fired, .
74 EF FNDP 340/3600 0/5 DES-PT-60b-CTLFireability-00 405986609 t fired, 16528920 attempts, .
77 EF STEQ 340/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 90/371 21/32 DES-PT-60b-CTLFireability-08 4418057 m, 71893 m/sec, 55916649 t fired, .
74 EF FNDP 345/3600 0/5 DES-PT-60b-CTLFireability-00 411951862 t fired, 16772080 attempts, .
77 EF STEQ 345/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 95/371 21/32 DES-PT-60b-CTLFireability-08 4440604 m, 4509 m/sec, 59016919 t fired, .
74 EF FNDP 350/3600 0/5 DES-PT-60b-CTLFireability-00 417930038 t fired, 17016733 attempts, .
77 EF STEQ 350/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 100/371 22/32 DES-PT-60b-CTLFireability-08 4803781 m, 72635 m/sec, 62096153 t fired, .
74 EF FNDP 355/3600 0/5 DES-PT-60b-CTLFireability-00 423915438 t fired, 17260964 attempts, .
77 EF STEQ 355/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 106/371 23/32 DES-PT-60b-CTLFireability-08 4845770 m, 8397 m/sec, 65199392 t fired, .
74 EF FNDP 361/3600 0/5 DES-PT-60b-CTLFireability-00 429951856 t fired, 17506420 attempts, .
77 EF STEQ 361/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 111/371 23/32 DES-PT-60b-CTLFireability-08 5006297 m, 32105 m/sec, 68297411 t fired, .
74 EF FNDP 366/3600 0/5 DES-PT-60b-CTLFireability-00 435978307 t fired, 17751805 attempts, .
77 EF STEQ 366/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 116/371 25/32 DES-PT-60b-CTLFireability-08 5379121 m, 74564 m/sec, 71400853 t fired, .
74 EF FNDP 371/3600 0/5 DES-PT-60b-CTLFireability-00 441972586 t fired, 17995975 attempts, .
77 EF STEQ 371/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 121/371 26/32 DES-PT-60b-CTLFireability-08 5554464 m, 35068 m/sec, 74555896 t fired, .
74 EF FNDP 376/3600 0/5 DES-PT-60b-CTLFireability-00 448031857 t fired, 18243604 attempts, .
77 EF STEQ 376/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 126/371 27/32 DES-PT-60b-CTLFireability-08 5854975 m, 60102 m/sec, 77736263 t fired, .
74 EF FNDP 381/3600 0/5 DES-PT-60b-CTLFireability-00 454120737 t fired, 18491723 attempts, .
77 EF STEQ 381/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 131/371 28/32 DES-PT-60b-CTLFireability-08 6001270 m, 29259 m/sec, 80869967 t fired, .
74 EF FNDP 386/3600 0/5 DES-PT-60b-CTLFireability-00 460203162 t fired, 18739843 attempts, .
77 EF STEQ 386/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 136/371 29/32 DES-PT-60b-CTLFireability-08 6205764 m, 40898 m/sec, 84031202 t fired, .
74 EF FNDP 391/3600 0/5 DES-PT-60b-CTLFireability-00 466295656 t fired, 18988158 attempts, .
77 EF STEQ 391/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 141/371 30/32 DES-PT-60b-CTLFireability-08 6451525 m, 49152 m/sec, 87162136 t fired, .
74 EF FNDP 396/3600 0/5 DES-PT-60b-CTLFireability-00 472383069 t fired, 19236854 attempts, .
77 EF STEQ 396/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 146/371 30/32 DES-PT-60b-CTLFireability-08 6561925 m, 22080 m/sec, 90314768 t fired, .
74 EF FNDP 401/3600 0/5 DES-PT-60b-CTLFireability-00 478461891 t fired, 19484302 attempts, .
77 EF STEQ 401/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 151/371 31/32 DES-PT-60b-CTLFireability-08 6745730 m, 36761 m/sec, 93438676 t fired, .
74 EF FNDP 406/3600 0/5 DES-PT-60b-CTLFireability-00 484519086 t fired, 19730644 attempts, .
77 EF STEQ 406/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 156/371 32/32 DES-PT-60b-CTLFireability-08 6991165 m, 49087 m/sec, 96527243 t fired, .
74 EF FNDP 411/3600 0/5 DES-PT-60b-CTLFireability-00 490595471 t fired, 19978498 attempts, .
77 EF STEQ 411/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DES-PT-60b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 416/3600 0/5 DES-PT-60b-CTLFireability-00 496659299 t fired, 20225627 attempts, .
77 EF STEQ 416/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DES-PT-60b-CTLFireability-07
lola: time limit : 398 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/398 3/32 DES-PT-60b-CTLFireability-07 622599 m, 124519 m/sec, 3337814 t fired, .
74 EF FNDP 421/3600 0/5 DES-PT-60b-CTLFireability-00 502654348 t fired, 20469667 attempts, .
77 EF STEQ 421/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/398 6/32 DES-PT-60b-CTLFireability-07 1268003 m, 129080 m/sec, 6656670 t fired, .
74 EF FNDP 426/3600 0/5 DES-PT-60b-CTLFireability-00 508638103 t fired, 20713457 attempts, .
77 EF STEQ 426/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/398 10/32 DES-PT-60b-CTLFireability-07 1920906 m, 130580 m/sec, 9959901 t fired, .
74 EF FNDP 431/3600 0/5 DES-PT-60b-CTLFireability-00 514617989 t fired, 20956608 attempts, .
77 EF STEQ 431/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/398 12/32 DES-PT-60b-CTLFireability-07 2512896 m, 118398 m/sec, 13205539 t fired, .
74 EF FNDP 436/3600 0/5 DES-PT-60b-CTLFireability-00 520597368 t fired, 21200515 attempts, .
77 EF STEQ 436/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/398 16/32 DES-PT-60b-CTLFireability-07 3146372 m, 126695 m/sec, 16479307 t fired, .
74 EF FNDP 441/3600 0/5 DES-PT-60b-CTLFireability-00 526594385 t fired, 21444853 attempts, .
77 EF STEQ 441/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/398 19/32 DES-PT-60b-CTLFireability-07 3801243 m, 130974 m/sec, 19759642 t fired, .
74 EF FNDP 446/3600 0/5 DES-PT-60b-CTLFireability-00 532584777 t fired, 21688633 attempts, .
77 EF STEQ 446/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/398 21/32 DES-PT-60b-CTLFireability-07 4363686 m, 112488 m/sec, 23019076 t fired, .
74 EF FNDP 451/3600 0/5 DES-PT-60b-CTLFireability-00 538556171 t fired, 21931995 attempts, .
77 EF STEQ 451/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/398 24/32 DES-PT-60b-CTLFireability-07 4983328 m, 123928 m/sec, 26262992 t fired, .
74 EF FNDP 456/3600 0/5 DES-PT-60b-CTLFireability-00 544545195 t fired, 22175832 attempts, .
77 EF STEQ 456/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/398 27/32 DES-PT-60b-CTLFireability-07 5586644 m, 120663 m/sec, 29527434 t fired, .
74 EF FNDP 461/3600 0/5 DES-PT-60b-CTLFireability-00 550537036 t fired, 22419864 attempts, .
77 EF STEQ 461/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/398 31/32 DES-PT-60b-CTLFireability-07 6214966 m, 125664 m/sec, 32809081 t fired, .
74 EF FNDP 466/3600 0/5 DES-PT-60b-CTLFireability-00 556521729 t fired, 22664033 attempts, .
77 EF STEQ 466/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for DES-PT-60b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 471/3600 0/5 DES-PT-60b-CTLFireability-00 562509839 t fired, 22907923 attempts, .
77 EF STEQ 471/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DES-PT-60b-CTLFireability-06
lola: time limit : 447 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/447 4/32 DES-PT-60b-CTLFireability-06 660331 m, 132066 m/sec, 3268339 t fired, .
74 EF FNDP 476/3600 0/5 DES-PT-60b-CTLFireability-00 568495474 t fired, 23151715 attempts, .
77 EF STEQ 476/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/447 8/32 DES-PT-60b-CTLFireability-06 1445970 m, 157127 m/sec, 6591002 t fired, .
74 EF FNDP 481/3600 0/5 DES-PT-60b-CTLFireability-00 574481505 t fired, 23394479 attempts, .
77 EF STEQ 481/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/447 11/32 DES-PT-60b-CTLFireability-06 2230684 m, 156942 m/sec, 9916143 t fired, .
74 EF FNDP 486/3600 0/5 DES-PT-60b-CTLFireability-00 580473628 t fired, 23638492 attempts, .
77 EF STEQ 486/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/447 15/32 DES-PT-60b-CTLFireability-06 2998401 m, 153543 m/sec, 13166906 t fired, .
74 EF FNDP 491/3600 0/5 DES-PT-60b-CTLFireability-00 586463696 t fired, 23882847 attempts, .
77 EF STEQ 491/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/447 19/32 DES-PT-60b-CTLFireability-06 3761795 m, 152678 m/sec, 16399907 t fired, .
74 EF FNDP 496/3600 0/5 DES-PT-60b-CTLFireability-00 592453869 t fired, 24126469 attempts, .
77 EF STEQ 496/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/447 23/32 DES-PT-60b-CTLFireability-06 4526769 m, 152994 m/sec, 19639210 t fired, .
74 EF FNDP 501/3600 0/5 DES-PT-60b-CTLFireability-00 598446415 t fired, 24370914 attempts, .
77 EF STEQ 501/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/447 27/32 DES-PT-60b-CTLFireability-06 5268585 m, 148363 m/sec, 22945761 t fired, .
74 EF FNDP 506/3600 0/5 DES-PT-60b-CTLFireability-00 604438224 t fired, 24614426 attempts, .
77 EF STEQ 506/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/447 29/32 DES-PT-60b-CTLFireability-06 5789181 m, 104119 m/sec, 26364194 t fired, .
74 EF FNDP 511/3600 0/5 DES-PT-60b-CTLFireability-00 610414200 t fired, 24858159 attempts, .
77 EF STEQ 511/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/447 32/32 DES-PT-60b-CTLFireability-06 6322172 m, 106598 m/sec, 29730427 t fired, .
74 EF FNDP 516/3600 0/5 DES-PT-60b-CTLFireability-00 616393135 t fired, 25101753 attempts, .
77 EF STEQ 516/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DES-PT-60b-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 521/3600 0/5 DES-PT-60b-CTLFireability-00 622390267 t fired, 25346516 attempts, .
77 EF STEQ 521/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 DES-PT-60b-CTLFireability-04
lola: time limit : 513 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/513 2/32 DES-PT-60b-CTLFireability-04 320735 m, 64147 m/sec, 3284391 t fired, .
74 EF FNDP 526/3600 0/5 DES-PT-60b-CTLFireability-00 628381355 t fired, 25590325 attempts, .
77 EF STEQ 526/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/513 3/32 DES-PT-60b-CTLFireability-04 580339 m, 51920 m/sec, 6575916 t fired, .
74 EF FNDP 531/3600 0/5 DES-PT-60b-CTLFireability-00 634338013 t fired, 25832896 attempts, .
77 EF STEQ 531/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/513 4/32 DES-PT-60b-CTLFireability-04 821442 m, 48220 m/sec, 9801534 t fired, .
74 EF FNDP 536/3600 0/5 DES-PT-60b-CTLFireability-00 640271657 t fired, 26074149 attempts, .
77 EF STEQ 536/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/513 5/32 DES-PT-60b-CTLFireability-04 1049970 m, 45705 m/sec, 13049576 t fired, .
74 EF FNDP 541/3600 0/5 DES-PT-60b-CTLFireability-00 646192859 t fired, 26315049 attempts, .
77 EF STEQ 541/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/513 6/32 DES-PT-60b-CTLFireability-04 1277052 m, 45416 m/sec, 16304096 t fired, .
74 EF FNDP 546/3600 0/5 DES-PT-60b-CTLFireability-00 652161738 t fired, 26558105 attempts, .
77 EF STEQ 546/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/513 7/32 DES-PT-60b-CTLFireability-04 1492466 m, 43082 m/sec, 19506258 t fired, .
74 EF FNDP 551/3600 0/5 DES-PT-60b-CTLFireability-00 658088577 t fired, 26799849 attempts, .
77 EF STEQ 551/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/513 8/32 DES-PT-60b-CTLFireability-04 1723115 m, 46129 m/sec, 22763118 t fired, .
74 EF FNDP 556/3600 0/5 DES-PT-60b-CTLFireability-00 664014639 t fired, 27041867 attempts, .
77 EF STEQ 556/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/513 9/32 DES-PT-60b-CTLFireability-04 1951661 m, 45709 m/sec, 26025100 t fired, .
74 EF FNDP 561/3600 0/5 DES-PT-60b-CTLFireability-00 669949834 t fired, 27283479 attempts, .
77 EF STEQ 561/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/513 10/32 DES-PT-60b-CTLFireability-04 2173065 m, 44280 m/sec, 29234780 t fired, .
74 EF FNDP 566/3600 0/5 DES-PT-60b-CTLFireability-00 675875734 t fired, 27525011 attempts, .
77 EF STEQ 566/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/513 12/32 DES-PT-60b-CTLFireability-04 2501239 m, 65634 m/sec, 32475527 t fired, .
74 EF FNDP 571/3600 0/5 DES-PT-60b-CTLFireability-00 681762757 t fired, 27764870 attempts, .
77 EF STEQ 571/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/513 13/32 DES-PT-60b-CTLFireability-04 2802756 m, 60303 m/sec, 35693958 t fired, .
74 EF FNDP 576/3600 0/5 DES-PT-60b-CTLFireability-00 687704313 t fired, 28007305 attempts, .
77 EF STEQ 576/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/513 15/32 DES-PT-60b-CTLFireability-04 3097029 m, 58854 m/sec, 38876049 t fired, .
74 EF FNDP 581/3600 0/5 DES-PT-60b-CTLFireability-00 693633732 t fired, 28249179 attempts, .
77 EF STEQ 581/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/513 16/32 DES-PT-60b-CTLFireability-04 3391440 m, 58882 m/sec, 41988556 t fired, .
74 EF FNDP 586/3600 0/5 DES-PT-60b-CTLFireability-00 699385996 t fired, 28482822 attempts, .
77 EF STEQ 586/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/513 17/32 DES-PT-60b-CTLFireability-04 3708368 m, 63385 m/sec, 45138660 t fired, .
74 EF FNDP 591/3600 0/5 DES-PT-60b-CTLFireability-00 705269182 t fired, 28722279 attempts, .
77 EF STEQ 591/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/513 19/32 DES-PT-60b-CTLFireability-04 4002685 m, 58863 m/sec, 48302099 t fired, .
74 EF FNDP 596/3600 0/5 DES-PT-60b-CTLFireability-00 711094928 t fired, 28959253 attempts, .
77 EF STEQ 596/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/513 20/32 DES-PT-60b-CTLFireability-04 4286503 m, 56763 m/sec, 51368698 t fired, .
74 EF FNDP 601/3600 0/5 DES-PT-60b-CTLFireability-00 716796149 t fired, 29191906 attempts, .
77 EF STEQ 601/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 85/513 21/32 DES-PT-60b-CTLFireability-04 4560212 m, 54741 m/sec, 54401804 t fired, .
74 EF FNDP 606/3600 0/5 DES-PT-60b-CTLFireability-00 722611144 t fired, 29429215 attempts, .
77 EF STEQ 606/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 90/513 22/32 DES-PT-60b-CTLFireability-04 4798168 m, 47591 m/sec, 57390508 t fired, .
74 EF FNDP 611/3600 0/5 DES-PT-60b-CTLFireability-00 728423474 t fired, 29666271 attempts, .
77 EF STEQ 611/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 95/513 24/32 DES-PT-60b-CTLFireability-04 5043827 m, 49131 m/sec, 60555647 t fired, .
74 EF FNDP 616/3600 0/5 DES-PT-60b-CTLFireability-00 734228440 t fired, 29902777 attempts, .
77 EF STEQ 616/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 100/513 25/32 DES-PT-60b-CTLFireability-04 5275607 m, 46356 m/sec, 63677733 t fired, .
74 EF FNDP 621/3600 0/5 DES-PT-60b-CTLFireability-00 740058352 t fired, 30140682 attempts, .
77 EF STEQ 621/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 105/513 26/32 DES-PT-60b-CTLFireability-04 5488246 m, 42527 m/sec, 66785907 t fired, .
74 EF FNDP 626/3600 0/5 DES-PT-60b-CTLFireability-00 745827534 t fired, 30376060 attempts, .
77 EF STEQ 626/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 110/513 26/32 DES-PT-60b-CTLFireability-04 5688827 m, 40116 m/sec, 69838704 t fired, .
74 EF FNDP 631/3600 0/5 DES-PT-60b-CTLFireability-00 751666438 t fired, 30614489 attempts, .
77 EF STEQ 631/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 115/513 27/32 DES-PT-60b-CTLFireability-04 5907130 m, 43660 m/sec, 72954444 t fired, .
74 EF FNDP 636/3600 0/5 DES-PT-60b-CTLFireability-00 757407826 t fired, 30848284 attempts, .
77 EF STEQ 636/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 120/513 28/32 DES-PT-60b-CTLFireability-04 6114178 m, 41409 m/sec, 76043012 t fired, .
74 EF FNDP 641/3600 0/5 DES-PT-60b-CTLFireability-00 763194922 t fired, 31084427 attempts, .
77 EF STEQ 641/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 125/513 30/32 DES-PT-60b-CTLFireability-04 6398220 m, 56808 m/sec, 79101972 t fired, .
74 EF FNDP 646/3600 0/5 DES-PT-60b-CTLFireability-00 768942256 t fired, 31317650 attempts, .
77 EF STEQ 646/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 130/513 31/32 DES-PT-60b-CTLFireability-04 6684702 m, 57296 m/sec, 82224722 t fired, .
74 EF FNDP 651/3600 0/5 DES-PT-60b-CTLFireability-00 774829653 t fired, 31557096 attempts, .
77 EF STEQ 651/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 135/513 32/32 DES-PT-60b-CTLFireability-04 6970400 m, 57139 m/sec, 85323778 t fired, .
74 EF FNDP 656/3600 0/5 DES-PT-60b-CTLFireability-00 780668373 t fired, 31794400 attempts, .
77 EF STEQ 656/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for DES-PT-60b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 661/3600 0/5 DES-PT-60b-CTLFireability-00 786645117 t fired, 32037849 attempts, .
77 EF STEQ 661/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 DES-PT-60b-CTLFireability-03
lola: time limit : 587 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/587 3/32 DES-PT-60b-CTLFireability-03 575742 m, 115148 m/sec, 3106552 t fired, .
74 EF FNDP 666/3600 0/5 DES-PT-60b-CTLFireability-00 792552909 t fired, 32278855 attempts, .
77 EF STEQ 666/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/587 5/32 DES-PT-60b-CTLFireability-03 1072208 m, 99293 m/sec, 6229684 t fired, .
74 EF FNDP 671/3600 0/5 DES-PT-60b-CTLFireability-00 798402197 t fired, 32516937 attempts, .
77 EF STEQ 671/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/587 8/32 DES-PT-60b-CTLFireability-03 1555051 m, 96568 m/sec, 9364158 t fired, .
74 EF FNDP 676/3600 0/5 DES-PT-60b-CTLFireability-00 804305337 t fired, 32756852 attempts, .
77 EF STEQ 676/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/587 10/32 DES-PT-60b-CTLFireability-03 2030430 m, 95075 m/sec, 12499204 t fired, .
74 EF FNDP 681/3600 0/5 DES-PT-60b-CTLFireability-00 810216679 t fired, 32996126 attempts, .
77 EF STEQ 681/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/587 12/32 DES-PT-60b-CTLFireability-03 2541866 m, 102287 m/sec, 15576871 t fired, .
74 EF FNDP 686/3600 0/5 DES-PT-60b-CTLFireability-00 816138940 t fired, 33237258 attempts, .
77 EF STEQ 686/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/587 14/32 DES-PT-60b-CTLFireability-03 2994270 m, 90480 m/sec, 18668921 t fired, .
74 EF FNDP 691/3600 0/5 DES-PT-60b-CTLFireability-00 822066320 t fired, 33478110 attempts, .
77 EF STEQ 691/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/587 16/32 DES-PT-60b-CTLFireability-03 3474505 m, 96047 m/sec, 21735293 t fired, .
74 EF FNDP 696/3600 0/5 DES-PT-60b-CTLFireability-00 827991162 t fired, 33719908 attempts, .
77 EF STEQ 696/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/587 19/32 DES-PT-60b-CTLFireability-03 3947122 m, 94523 m/sec, 24794933 t fired, .
74 EF FNDP 701/3600 0/5 DES-PT-60b-CTLFireability-00 833871697 t fired, 33959829 attempts, .
77 EF STEQ 701/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/587 21/32 DES-PT-60b-CTLFireability-03 4391921 m, 88959 m/sec, 27839831 t fired, .
74 EF FNDP 706/3600 0/5 DES-PT-60b-CTLFireability-00 839799114 t fired, 34201266 attempts, .
77 EF STEQ 706/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/587 22/32 DES-PT-60b-CTLFireability-03 4790110 m, 79637 m/sec, 30875070 t fired, .
74 EF FNDP 711/3600 0/5 DES-PT-60b-CTLFireability-00 845696219 t fired, 34441378 attempts, .
77 EF STEQ 711/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/587 25/32 DES-PT-60b-CTLFireability-03 5303201 m, 102618 m/sec, 33928564 t fired, .
74 EF FNDP 716/3600 0/5 DES-PT-60b-CTLFireability-00 851590707 t fired, 34681086 attempts, .
77 EF STEQ 716/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 60/587 27/32 DES-PT-60b-CTLFireability-03 5764320 m, 92223 m/sec, 37008891 t fired, .
74 EF FNDP 721/3600 0/5 DES-PT-60b-CTLFireability-00 857516047 t fired, 34922263 attempts, .
77 EF STEQ 721/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 65/587 29/32 DES-PT-60b-CTLFireability-03 6235789 m, 94293 m/sec, 40077945 t fired, .
74 EF FNDP 726/3600 0/5 DES-PT-60b-CTLFireability-00 863446484 t fired, 35163416 attempts, .
77 EF STEQ 726/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 70/587 31/32 DES-PT-60b-CTLFireability-03 6689019 m, 90646 m/sec, 43102758 t fired, .
74 EF FNDP 731/3600 0/5 DES-PT-60b-CTLFireability-00 869359326 t fired, 35404360 attempts, .
77 EF STEQ 731/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for DES-PT-60b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-00: CONJ 0 1 2 0 6 0 0 1
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 736/3600 0/5 DES-PT-60b-CTLFireability-00 875264402 t fired, 35644059 attempts, .
77 EF STEQ 736/3600 0/5 DES-PT-60b-CTLFireability-00 sara is running.
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 78 (type EXCL) for 0 DES-PT-60b-CTLFireability-00
lola: time limit : 716 sec
lola: memory limit: 32 pages
lola: FINISHED task # 78 (type EXCL) for DES-PT-60b-CTLFireability-00
lola: result : true
lola: markings : 55821
lola: fired transitions : 74469
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 74 (type FNDP) for DES-PT-60b-CTLFireability-00 (obsolete)
lola: CANCELED task # 77 (type EQUN) for DES-PT-60b-CTLFireability-00 (obsolete)
lola: LAUNCH task # 70 (type EXCL) for 49 DES-PT-60b-CTLFireability-11
lola: time limit : 954 sec
lola: memory limit: 32 pages
lola: FINISHED task # 74 (type FNDP) for DES-PT-60b-CTLFireability-00
lola: result : unknown
lola: fired transitions : 875460980
lola: tried executions : 35652053
lola: time used : 736.000000
lola: memory pages used : 0
lola: FINISHED task # 77 (type EQUN) for DES-PT-60b-CTLFireability-00
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
70 LTL EXCL 5/954 15/32 DES-PT-60b-CTLFireability-11 1987914 m, 397582 m/sec, 2602898 t fired, .
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
70 LTL EXCL 10/954 31/32 DES-PT-60b-CTLFireability-11 4215084 m, 445434 m/sec, 5297794 t fired, .
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 70 (type EXCL) for DES-PT-60b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-01: CONJ 0 1 0 0 7 0 0 6
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 73 (type EXCL) for 7 DES-PT-60b-CTLFireability-01
lola: time limit : 1424 sec
lola: memory limit: 32 pages
lola: FINISHED task # 73 (type EXCL) for DES-PT-60b-CTLFireability-01
lola: result : true
lola: markings : 29
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DES-PT-60b-CTLFireability-10
lola: time limit : 2849 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/2849 6/32 DES-PT-60b-CTLFireability-10 1045152 m, 209030 m/sec, 4181075 t fired, .
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/2849 11/32 DES-PT-60b-CTLFireability-10 2161708 m, 223311 m/sec, 8217630 t fired, .
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/2849 15/32 DES-PT-60b-CTLFireability-10 2943037 m, 156265 m/sec, 12371031 t fired, .
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 47 (type EXCL) for DES-PT-60b-CTLFireability-10
lola: result : true
lola: markings : 3148505
lola: fired transitions : 13782455
lola: time used : 17.000000
lola: memory pages used : 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-60b-CTLFireability-00: CONJ true CONJ
DES-PT-60b-CTLFireability-01: CONJ false state space / EG
DES-PT-60b-CTLFireability-05: INITIAL true preprocessing
DES-PT-60b-CTLFireability-10: CTL true CTL model checker
DES-PT-60b-CTLFireability-12: CTL true CTL model checker
DES-PT-60b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-60b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-60b-CTLFireability-11: SP ECTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-60b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DES-PT-60b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477000498"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-60b.tgz
mv DES-PT-60b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;